Dipesh Makwana

Software Engineer

Ahmedabad, Gujarat, India7 yrs 7 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in SoC Formal Verification and RTL Coding.
  • Proficient in C++ for enhancing verification methodologies.
  • Strong foundation in Electronics and Communications Engineering.
Stackforce AI infers this person is a skilled engineer in the semiconductor industry with a focus on verification methodologies.

Contact

LinkedIn

Skills

Core Skills

Functional VerificationRtl CodingSoc FormalFull Stack Development

Other Skills

ASIC SOC VerificationAngularApplication-Specific Integrated Circuits (ASIC)Assertion based verificationC (Programming Language)C#C++Code CoverageDebugging CodePerlSQL queriesScriptingStore ProceduresSynopsys toolsSystemVerilog

About

With a solid foundation in Electronics and Communications from Nirma University, my journey has advanced to a pivotal role at eInfochips, where I drive innovation in SoC Formal Verification. My expertise in RTL Coding and SystemVerilog has been instrumental in optimizing design processes, contributing to our team's success in delivering cutting-edge solutions. Passionate about the convergence of technology and creativity, I strive to leverage my skills in C++ to further enhance our verification methodologies. My aim is to continually push the boundaries within the sphere of technology, ensuring that my contributions not only meet but exceed the strategic goals of eInfochips.

Experience

Einfochips (an arrow company)

2 roles

Senior Design Verification Engineer

Promoted

Jun 2023 – Present · 2 yrs 9 mos

VerilogDebugging CodeScriptingFunctional VerificationRTL CodingSystemVerilog+2

Engineer

Jul 2019 – Jul 2023 · 4 yrs

  • SoC Formal - Assertion based verification
SoC FormalAssertion based verificationFunctional Verification

Eitra - einfochips training & research academy ltd

Trainee

Jan 2019 – Jun 2019 · 5 mos · Greater Ahmedabad Area

  • ASIC SOC Verification
ASIC SOC Verification

Brain teclabs

Full Stack Developer

Jun 2018 – Dec 2018 · 6 mos · Greater Ahmedabad Area

  • Angular, typescript, C#, Store Procedures, SQL queries
AngulartypescriptC#Store ProceduresSQL queriesFull Stack Development

Education

Nirma University, Ahmedabad

Bachelor of Technology - BTech — Electronics and communications Engineering

Jun 2018 – Present

Stackforce found 100+ more professionals with Functional Verification & Rtl Coding

Explore similar profiles based on matching skills and experience

Kamna Varshney

Kamna Varshney

Senior Principal Product Validation Engineer

at Cadence Design Systems

Delhi, India19 yrs 11 mos exp
ASICEDA
Baranidharan Sivapatham

Baranidharan Sivapatham

Vice President : FPGA

at Barclays

Singapore, Singapore20 yrs 8 mos exp
ASICFPGASRESoCTrading Platforms
UK

Ujjwal Kant

ASIC Emulation Engineer

at Intel Corporation

Austin, United States11 yrs 9 mos exp
Deboleena Sakalley

Deboleena Sakalley

Principal Architect

at NVIDIA

Hyderabad, India23 yrs 7 mos exp
Architecture
SG

Swetha G.

Verification Engineer - IP

at NVIDIA

Bengaluru, India11 yrs 3 mos exp
SystemVerilogUniversal Verification Methodology (UVM)RTL design verilog
HIMANKIT SENGER

HIMANKIT SENGER

Lead Design Engineer

at Cadence Design Systems

Delhi, India0 mo exp
Digital Circuit DesignRTL Design
Venkata Srinadh Utukuru

Venkata Srinadh Utukuru

MTS Silicon Design Engineer

at AMD

Longmont, United States18 yrs 4 mos exp
PCIeAnalysisFPGAC (Programming Language)Static Timing Analysis
Mohd Adil Khan

Mohd Adil Khan

Principal Engineer (SOC Architect)

at Synopsys Inc

Noida, India17 yrs 3 mos exp