Anil Gajkela

Operations Associate

Bengaluru, Karnataka, India23 yrs 1 mo experience

Most Likely To SwitchHighly Stable

Key Highlights

Experienced in ASIC and SoC design.
Proven leadership in managing engineering teams.
Strong background in RTL design and verification.

Stackforce AI infers this person is a VLSI design expert with extensive experience in semiconductor engineering.

Contact

Skills

Core Skills

AsicSoc

Other Skills

RTL designAMBA AHBSystemVerilogStatic Timing AnalysisVerilogFunctional VerificationVLSIRTL codingNCSimUVM

Experience

23 yrs 1 mo

Total Experience

4 yrs 7 mos

Average Tenure

11 yrs 9 mos

Current Experience

Mediatek

3 roles

Department Manager

Promoted

Aug 2019 – Present · 6 yrs 8 mos · Bangaon Area, India

ASICSoCRTL designAMBA AHBSystemVerilogStatic Timing Analysis+6

Senior Technical Manager

Promoted

Aug 2018 – Aug 2019 · 1 yr · Bangaon Area, India

Principal Engineer

Jul 2014 – Aug 2018 · 4 yrs 1 mo · Bangaon Area, India

Brocade communications

Lead Engg.

Aug 2008 – Oct 2013 · 5 yrs 2 mos · Bengaluru Area, India

Sirf technology

Sr. IC Design Engg.

Nov 2006 – Jul 2008 · 1 yr 8 mos · Bangalore Area, India

Agere systems

Sr. IC Design Engg.

Sep 2003 – Oct 2006 · 3 yrs 1 mo · Bengaluru Area, India

Texas instruments

HardWare Engg.

Mar 2002 – Aug 2003 · 1 yr 5 mos · Bengaluru Area, India

Education

Indian Institute of Technology, Bombay

M. Tech — Micro Electronics

Jan 2000 – Jan 2002

CBIT, Hyderabad (Osmania University)

B.E. — Electrical and Electronics Engg.

Jan 1996 – Jan 2000

Stackforce found 100+ more professionals with Asic & Soc

Explore similar profiles based on matching skills and experience

Ashish K.

Vice President

at NVIDIA

Santa Clara, United States27 yrs 4 mos exp

HardwareEngineering

Gaurav Goyal

Technical Director

at NXP Semiconductors

Bengaluru, India17 yrs 8 mos exp

Manjunatha Vadiarillat

at Synopsys

Hyderabad, India25 yrs 7 mos exp

Krishnendhu u.n

Senior Design Engineer

at Cerium Systems

Bengaluru, India10 yrs 3 mos exp

FPGARTL Design

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 4 mos exp

Field-Programmable Gate Arrays (FPGA)Verilog

Pritender Singh

Principal Design Engineer

at TSMC

Kanata, Canada17 yrs 4 mos exp

ASICEmbedded SystemsVLSI

Sanjay Arya

Senior Staff Manager

at Qualcomm

West Delhi, India18 yrs 8 mos exp

Ajit Balasubramanian

Senior Staff Engineer

at Eridu

Bengaluru, India19 yrs 6 mos exp