Rachit Sarkar

Software Engineer

Bhubaneswar, Odisha, India4 yrs 10 mos experience
Most Likely To Switch

Key Highlights

  • Expertise in RTL design for advanced semiconductor technologies.
  • Successful contributions to multiple tapeouts in cutting-edge nodes.
  • Strong collaboration with global teams across various time zones.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in RTL and SoC development.

Contact

LinkedIn

Skills

Core Skills

Rtl DesignIp DevelopmentSoc Development

Other Skills

4nm Technology5GAMBA AHBAPBAXIAttention to DetailAutomationC (Programming Language)C++CDCChemistryCode CoverageCritical ThinkingDFTData Structures and Algorithms

About

Experienced RTL Design Engineer with expertise in IP and SoC development – Micro-Architecture, Spec definition, RTL Design, Timing constraints, Low Power design, Front End Tools,debug, project execution and customer support for SLM IPs like process detector, temperature sensor and next gen Ryzen processors. Part of multiple successful tapeouts in nodes like TSMC 2nm, 3nm, 4nm, Intel 18A, SF4X. Successfully worked with high performing global teams across different timezones. Experience of working in Synopsys, AMD. Close to 4 years of work experience. Strong engineering professional with a Master of Technology focused in Electronics and Communication Engineering from IIT Roorkee.

Experience

Synopsys inc

2 roles

R&D Engineering Sr Engineer

Promoted

Feb 2024 – Present · 2 yrs 1 mo · Bhubaneswar, Odisha, India · On-site

  • Working as an IP RTL Design Engineer for SLM IPs
IP RTL DesignSLM IPsRTL DesignIP Development

R&D Engineer, II

Sep 2023 – Feb 2024 · 5 mos · Bhubaneswar, Odisha, India · On-site

  • Working as an IP RTL Design Engineer for SLM IPs
IP RTL DesignSLM IPsRTL DesignIP Development

Amd

Silicon Design Engineer 2

Nov 2021 – Jun 2023 · 1 yr 7 mos · Hyderabad, Telangana, India · On-site

  • Worked on the next gen Ryzen Processors to be built on 4nm Tech node as an SoC RTL Design Engineer in the Client BU.
SoC RTL Design4nm TechnologyRTL DesignSoC Development

Indian institute of technology, roorkee

Teaching Assistant

Aug 2020 – May 2021 · 9 mos

  • Assisted Prof. Saurabh Khanna conduct the
  • course ECN 614(Adaptive Signal Processing)
  • for PG(I yr), UG (IV yr) & PhD(I yr) students by
  • evaluating assignments
  • Assisted Prof. Dheeraj Kumar and Prof.
  • Debashis Ghosh conduct the course ECN
  • 203(Signals and Systems) for UG CSE students
  • by taking tutorials and evaluating assignments,
  • quizzes

Mitsubishi electric in india

Summer Trainee

Jun 2017 – Jul 2017 · 1 mo

  • Worked on Mitsubishi Electric FA products viz.
  • FX PLC, GX HMI 500
  • Used PLC programming language like Ladder
  • Diagram
  • Worked on relays, contactors, timers, solenoid
  • valves, and HMI graphic displays

Education

Indian Institute of Technology, Roorkee

Master of Technology - MTech — Communication Systems Engineering

Jul 2019 – Jun 2021

Heritage Institute of Technology

Bachelor of Technology - BTech — Electronics and Communication Engineering

Aug 2014 – Jun 2018

South Point High School, Kolkata

Intermediate — Science

Jun 2012 – May 2014

South Point High School, Kolkata

Matriculate

Apr 1999 – May 2012

Stackforce found 100+ more professionals with Rtl Design & Ip Development

Explore similar profiles based on matching skills and experience

JT

Jeebu Jacob Thomas

FPGA Engineer

at VivCourt Trading Pty Ltd

Sydney, Australia15 yrs 2 mos exp
FPGADigital DesignHigh Frequency TradingHigh Level SynthesisHigh Performance Computation
Jyothish Prakash

Jyothish Prakash

IP Logic Design Engineer

at Intel Corporation

Bengaluru, India14 yrs 6 mos exp
Biswajit Patra

Biswajit Patra

Product Architect and Technologist

at Krutrim

Bengaluru, India23 yrs 1 mo exp
High Performance Computing (HPC)Physical DesignSystem ArchitectureSystem on a Chip (SoC)
SS

Sunil Sampannavar

ASIC Engineer

at Quest Global

Bengaluru, India4 mos exp
ASICFunctional Verification
Udit Kumar

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 7 mos exp
ASICFunctional Verification
Shashank Chaurasia

Shashank Chaurasia

Director Technical Marketing

at Logic Fruit Technologies

Gurugram, India14 yrs 9 mos exp
FPGATechnical Marketing
Harshad Kulkarni

Harshad Kulkarni

Lead FPGA Design Engineer

at Baker Hughes

Pune, India9 yrs 6 mos exp
Aditya Verma

Aditya Verma

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 6 mos exp