Madhuparna Das

Product Engineer

Bengaluru, Karnataka, India7 yrs 6 mos experience

Contact

Skills

Core Skills

Static Timing AnalysisCmos

Other Skills

Cadence Virtuoso Layout EditorParasitic ExtractionSRAMTanner ToolsTempus

Experience

Siemens eda (siemens digital industries software)

Lead Product Engineer

Feb 2025 – Present · 1 yr 1 mo · Bengaluru, Karnataka, India

Static Timing AnalysisCMOSParasitic ExtractionSRAMTanner ToolsCadence Virtuoso Layout Editor+1

Nxp semiconductors

Lead Design Engineer

Apr 2022 – Feb 2025 · 2 yrs 10 mos · Noida, Uttar Pradesh, India

Cadence design systems

Application Engineer

Jul 2019 – Apr 2022 · 2 yrs 9 mos · Noida, Uttar Pradesh, India

Cadence design systems (india) pvt. ltd.

Intern

Oct 2018 – Jul 2019 · 9 mos

Education

Accurate Institute Of Management And Technlogy

Bachelor of Technology

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Static Timing Analysis & Cmos

Explore similar profiles based on matching skills and experience

Prakash Hadimani

Physical Design Engineer I

at SignOff Semiconductors

Bengaluru, India3 yrs 7 mos exp

Physical VerificationPlace & Route

Akash Arun

Interim Engineering Intern

at Qualcomm

Madgaon, India1 yr exp

Akshada Muneshwar

Senior Engineer - I

at Microchip Technology Inc.

India6 yrs 6 mos exp

Anusha C V

Physical Design Engineer

at Capgemini Engineering

Bengaluru, India4 yrs 6 mos exp

Integrated Circuits (IC)Physical Design

Prakash Kumar

Staff R&D Engineer

at Synopsys Inc

Delhi, India9 yrs 3 mos exp

Physical VerificationVery-Large-Scale Integration (VLSI)

Soumit Biswas

Sr. Verification Engineer

at NVIDIA

Bengaluru, India13 yrs 8 mos exp

Formal Verification

Shaily Garg

Sr. Silicon Design Engineer

at AMD

Muzaffarnagar, India4 yrs 9 mos exp

Ujjwal Kant

ASIC Emulation Engineer

at Intel Corporation

Austin, United States11 yrs 9 mos exp