NAMRATA BHARTI

Software Engineer

Bengaluru, Karnataka, India6 yrs 2 mos experience
Highly Stable

Key Highlights

  • Experienced in digital design and verification.
  • Proficient in multiple programming languages.
  • Strong background in timing analysis and protocols.
Stackforce AI infers this person is a Digital Design Engineer with expertise in hardware protocols and verification methodologies.

Contact

namratabharti2412@gmail.comLinkedIn

Skills

Core Skills

SystemverilogDigital Designs

Other Skills

AHB ProtocolAXI ProtocolVerilogLinuxC (Programming Language)VHDLPython (Programming Language)C++Static Timing AnalysisCMOS

Experience

6 yrs 2 mos
Total Experience
2 yrs 9 mos
Average Tenure
8 mos
Current Experience

Mediatek

Staff Engineer

Sep 2025 – Present · 8 mos

AHB ProtocolAXI ProtocolSystemVerilogVerilogLinuxC (Programming Language)+6

Tessolve

Senior dft engineer

Jul 2022 – Oct 2025 · 3 yrs 3 mos

Futurewiz

2 roles

Design and verification intern

Aug 2019 – Feb 2021 · 1 yr 6 mos

Trainee

Jul 2019 – Nov 2021 · 2 yrs 4 mos

Stackforce found 100+ more professionals with Systemverilog & Digital Designs

Explore similar profiles based on matching skills and experience

TG

Tejaswini Gummadavelly

Senior Design Verification Engineer

at MediaTek

Bengaluru, India4 yrs 2 mos exp
Subystem verification
SG

Shivangi Goel

Senior Lead Engineer

at Qualcomm

Bangalore Urban, India6 yrs 8 mos exp
ASIC verificationUniversal Verification Methodology (UVM)
Shaleen Agarwal

Shaleen Agarwal

IP Verification Engineer

at AMD

Bengaluru, India2 yrs exp
Digital IC DesignFunctional VerificationDebugging
abhijit madhava rao

abhijit madhava rao

Staff Engineer

at Qualcomm

Bengaluru, India10 yrs 10 mos exp
Very-Large-Scale Integration (VLSI)System on a Chip (SoC)
Vamshidhar Reddy

Vamshidhar Reddy

Silicon design engineer 2

at AMD

Telangana, India5 yrs 5 mos exp
Silicon DesignVerification
Vishesh Tiwari

Vishesh Tiwari

Co-op

at AMD

Bengaluru, India7 mos exp
Performance AnalysisHardware EmulationUniversal Verification Methodology (UVM)Digital Logic
Hemanth Chintalapudi

Hemanth Chintalapudi

Lead Design Engineer

at Cadence

Bengaluru, India6 yrs exp
RTL DesignDigital Electronics
Apurba Paul

Apurba Paul

Senior Engineer

at Qbit Labs Private Limited

India4 yrs 11 mos exp
RTL DevelopmentDigital Circuit Design