pawan gupta

Product Engineer

Delhi, India14 yrs 6 mos experience
Highly Stable

Key Highlights

  • Expert in designing high-speed D-PHY protocols.
  • Proficient in coverage-driven verification methodologies.
  • Strong background in UVM and SystemVerilog.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in design and verification methodologies.

Contact

LinkedIn

Skills

Core Skills

System VerificationDesigningFunctional Verification

Other Skills

ASICEmbedded SystemsFormal VerificationMRepair IPModelSimOVMOpen Verification MethodologyPerlRTL designSoCStatic Timing AnalysisSystem VerilogSystemVerilogTCLTestbench

About

1. Build UVM Bsed VIP for MRepair IP at ST Microelectronics. 2. Successfully Designed and implemented CCI model inside CSI-2 Protocol. 3. Design of D-PHY in High Speed mode succesfully implemented. Specialties: Designing , Coverage Driven Verification of design

Experience

Renesas electronics

Principal Engineer

Mar 2025 – Present · 1 yr · India · Hybrid

  • performance verification
performance verificationSystem Verification

Qualcomm

Staff Engineer

Aug 2021 – Mar 2025 · 3 yrs 7 mos

Mentor graphics

4 roles

Consulting Member Of Technical Staff

Aug 2018 – Aug 2021 · 3 yrs

Lead Member Of Technical Staff

Aug 2016 – Jul 2018 · 1 yr 11 mos

Senior Member Of Technical Staff

Promoted

Aug 2012 – Jul 2016 · 3 yrs 11 mos

Member Technical Staff

Aug 2012 – Aug 2013 · 1 yr

Masamb electronics systems

Design Engineer

Aug 2011 – Aug 2012 · 1 yr · G-19,sector-63,noida

  • Built UVM Based VIP for MRepair IP in ST Microelectronics.
UVM Based VIPMRepair IPDesigning

Mentor graphics

Trainee

Jun 2011 – Jul 2011 · 1 mo · Noida, Uttar Pradesh, India

  • built System Verilog Based Testbench for Non-Pipeline Computer.
System VerilogTestbenchFunctional Verification

Education

Guru Gobind Singh Indraprastha University

B.TECH — ELECTRONICS AND COMMUNICATION

Jan 2007 – Jan 2011

D.L.D.A.V. MODEL SCHOOL,PITAMPURA

CLASS - XII — SENIOR SECONDARY

Jan 2006 – Jan 2007

Stackforce found 100+ more professionals with System Verification & Designing

Explore similar profiles based on matching skills and experience

Krati Agrawal

Krati Agrawal

Performance Architect

at Meta

Austin, United States8 yrs 7 mos exp
Computer Architecture
DARSHAN MEHTA

DARSHAN MEHTA

Lead Software Engineer

at Cadence Design Systems

Ahmedabad, India8 yrs 6 mos exp
NVM Express (NVMe)Python (Programming Language)
Vivek M.

Vivek M.

Founder

at Minaions

Gurugram, India19 yrs 4 mos exp
Agentic AIBusiness OwnershipChatbot DevelopmentConversational AIEntrepreneurship
Manideep Segu

Manideep Segu

ASIC Verification Engineer

at Google

Bengaluru, India14 yrs 11 mos exp
ASICSpeech RecognitionSystem on a Chip (SoC)Verification
Aniruddha Banerjee

Aniruddha Banerjee

Co-Founder

at SwitchOn

Bengaluru, India12 yrs 9 mos exp
ASIC DesignEmbedded SystemsLinux KernelMachine LearningQuality Inspection
Chirag Kedia

Chirag Kedia

Design Verification Specialist

at Microsoft

Noida, India15 yrs 6 mos exp
Embedded Software DevelopmentFunctional CoverageSoC Design VerificationSoC VerificationSystem Verilog
Ritesh K

Ritesh K

Senior Verification Engineer

at NVIDIA

Bengaluru, India9 yrs 7 mos exp
NVMeVerification
Divya Gupta

Divya Gupta

Senior Staff Engineer

at 7Rays Semiconductors India Private Limited

New Delhi, India12 yrs 8 mos exp
High-speed Digital DesignPhysical DesignStatic Timing Analysis