Denish Ashokkumar Modi

Engineering Manager

Bengaluru, Karnataka, India15 yrs 8 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • 16 years of experience in SOC verification.
  • Expert in UVM methodology and assertion-based verification.
  • Led low power verification initiatives at Qualcomm.
Stackforce AI infers this person is a Semiconductor Verification Expert with extensive experience in SOC and low power methodologies.

Contact

LinkedIn

Skills

Core Skills

Soc VerificationLow Power VerificationIp Verification

Other Skills

Low Power MethodologyMobile SOCSub-system VerificationSOC Low Power VerificationFunctional VerificationUSB VerificationUSB3.0 VerificationSystem VerilogVerification EnvironmentVerilogFPGAVLSIVHDLModelSimC

About

16 years of Experience in SOC functional verification and Low Power Verification. Expert in UVM methodology and Assertion based verification.

Experience

15 yrs 8 mos
Total Experience
2 yrs 7 mos
Average Tenure
3 yrs 10 mos
Current Experience

Intel corporation

Engineering Manager

Jun 2022 – Present · 3 yrs 10 mos · Bengaluru, Karnataka, India

Qualcomm

4 roles

Staff Engineer

Nov 2018 – Jun 2022 · 3 yrs 7 mos

  • SOC Low Power verification Lead.

Sr Lead Enginner

Nov 2016 – Nov 2018 · 2 yrs

  • Worked on Low Power methodology for Mobile SOC.

Senior Engineer

Nov 2014 – Mar 2016 · 1 yr 4 mos

  • SOC low power verification.

Enginner

Jul 2012 – Nov 2014 · 2 yrs 4 mos

  • SOC functional Verification of USB2.0/3.0/3.1 .

Wafer space

Sr. Design Engineer II

Mar 2016 – Nov 2016 · 8 mos · Bengaluru Area, India

  • Handled Sub-system level of work at Broadcom client.

L&t infotech

Design Engineer

Sep 2011 – Jul 2012 · 10 mos · Banglore

  • USB3.0 HUB IP Verification.

Cognizant technology solutions

Design Engineer

Aug 2010 – Sep 2011 · 1 yr 1 mo · Chennai Area, India

  • Created Full verification Enviroment in System Verilog.

Iet, atc of cdac acts, pune

Trainee engineer

Jan 2010 – Aug 2010 · 7 mos · India

Education

Birla Institute of Technology and Science, Pilani

Master of Technology - MTech — Microelectronics

Sarvajanik College of Engineering & Technology

Bachelor of Engineering - BE — Electronics and Communications Engineering

Stackforce found 73 more professionals with Soc Verification & Low Power Verification

Explore similar profiles based on matching skills and experience

Devesh Kumar

Devesh Kumar

Principal Design Engineer

at Cadence Design Systems

Delhi, India14 yrs 9 mos exp
Functional VerificationOpen Verification MethodologySystemVerilogVHDLVMM
Chirag Tyagi

Chirag Tyagi

ASIC DV Engineer

at Meta

Bengaluru, India8 yrs 1 mo exp
Subsystem VerificationVerification IP
Amitesh Singh

Amitesh Singh

Sr. ASIC Engineer

at NVIDIA

Bengaluru, India12 yrs 4 mos exp
Multimedia IP VerificationPower Aware VerificationSOC Design VerificationVLSI Design
Vishal Bhartiya

Vishal Bhartiya

Lead Design Verification Engineer

at STMicroelectronics

Bengaluru, India6 yrs 8 mos exp
Design VerificationEmbedded SystemsSpeech Enhancement
Anudeep J

Anudeep J

ASIC/SoC Design Verification Engineer

at Google

Bengaluru, India12 yrs 8 mos exp
Verification EngineeringDesign VerificationEmbedded Systems
Ronil Mandavia

Ronil Mandavia

Senior Analyst

at AlphaGrep

Mumbai, India1 yr 9 mos exp
Quantitative Research
Ramanathan Sambamurthy

Ramanathan Sambamurthy

Director Of Engineering

at NVIDIA

Bengaluru, India26 yrs 5 mos exp
Engineering Management
SG

Santhosh G

Pre-Si Verification Engineer

at Intel Corporation

Bengaluru, India11 yrs 7 mos exp
Universal Verification Methodology (UVM)System Verilog