Madan Shastri

Director of Engineering

Santa Clara, California, United States31 yrs 1 mo experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Over 25 years of experience in high-speed system design.
  • Expert in silicon and system validation processes.
  • Strong international business experience across US and India.
Stackforce AI infers this person is a semiconductor validation expert with extensive experience in high-speed system design.

Contact

Skills

Core Skills

ValidationSystem Design

Other Skills

ASICApplication-Specific Integrated Circuits (ASIC)Computer ArchitectureDFTDebuggingDevice DriversDigital Signal ProcessorsEDAElectrical validationEmbedded LinuxEmbedded SystemsFPGAField-Programmable Gate Arrays (FPGA)Functional VerificationFunctional validation

About

Senior level Engineering Director with strong technical background; over 25 years of experience with over 10 years in US and over 15 years in India in high speed system design, board design, SOC/GPU Validation, Signal Integrity and Productization of SOC and Systems. Responsible for all stages of the NVIDIA GPU and SOC Electrical and Functional validation that includes bring-up, EVT, DVT, PVT and productization for silicon, systems and NVIDIA Automotive Drive platforms validation. Responsible for setting up automated processes and methodology for silicon and System validation Thorough understanding of all the high-speed interfaces, SI, their functional and electrical compliance Managing Strategic alliance partners and exceptional track record in handling customers in a variety of industries. Extensive international business experience with excellent cultural awareness gained by working in United States and in India and familiarity with local and/or global employment regulations.

Experience

Nvidia

Senior Director, HW Engineering

Apr 2005Present · 20 yrs 11 mos

System DesignEmbedded SystemsDebuggingSignal IntegrityValidationProductization

Gda technologies

Senior Hardware Engineering Manager

Jan 1999Apr 2005 · 6 yrs 3 mos · San Jose, CA

Cmc group

Senior Real Time Systems Engineer

Mar 1998Jan 1999 · 10 mos

Signion systems

DSP Engineer

Jan 1997Jan 1998 · 1 yr

Isro, govt. of india

Scientist "C"

Jan 1995Jan 1998 · 3 yrs · Hyderabad, Telangana, India

Education

Regional Engineering College, Warangal

M.Tech — Electronic Instrumentation

Jan 1995Jan 1996

SDM Engineering College

B.E — Electronics and Communication

Jan 1986Jan 1990

Stackforce found 100+ more professionals with Validation & System Design

Explore similar profiles based on matching skills and experience