Swarnim Kumari

Product Engineer

Jamshedpur, Jharkhand, India9 mos experience

Key Highlights

  • Hands-on experience with Verilog and VHDL in hardware design.
  • Designed UART modules for Flight Control applications.
  • Leadership in organizing successful alumni events.
Stackforce AI infers this person is a VLSI and Electronics Engineering enthusiast with practical experience in hardware design and team management.

Contact

Skills

Core Skills

Rtl Design (verilog/vhdl)Static Timing AnalysisTeam ManagementLeadership

Other Skills

VerilogVHDLRTL DesignFPGAField-Programmable Gate Arrays (FPGA)Computer ArchitectureInternet of Things (IoT)APB AHB AXIAMBA ProtocolsAutomationEmbedded SystemsLibero SoCMATLABTime ManagementNetworking

About

Final-year Electronics and Communication Engineering student at NIT Jamshedpur, passionate about Digital VLSI and core electronics. I’m actively building expertise in RTL Design, FPGA, ASIC Design, Static Timing Analysis (STA), and Clock Domain Crossing (CDC). Proficient in industry-standard tools like Xilinx Vivado, Cadence, ModelSim etc. and continuously expanding my skill set to align with VLSI industry requirements.

Experience

9 mos
Total Experience
9 mos
Average Tenure
--
Current Experience

Arm

Hardware Engineering Intern

Jan 2026Present · 4 mos · Bengaluru · On-site

Indian institute of technology, madras

Summer Intern

May 2025Jul 2025 · 2 mos · India · On-site

Aeronautical development establishment

Summer Research Intern at DRDO

May 2024Jul 2024 · 2 mos · Bengaluru, Karnataka, India · On-site

  • Gained hands-on experience with Verilog and VHDL for digital hardware design.
  • Designed and implemented a UART Receiver and Transmitter module for Flight Control Computer applications.
  • Performed RTL simulation using ModelSim and implemented the design on an FPGA using Libero SoC targeting the SmartFusion development board.
  • Learned practical aspects of serial communication protocols, timing analysis, design synthesis, and FPGA-based hardware validation.
RTL Design (Verilog/VHDL)Static Timing Analysis

Industry and alumni relations nit jamshedpur

Joint Alumni Secretary

Aug 2023May 2024 · 9 mos · Jamshedpur, Jharkhand, India

  • Led the planning and execution of the Annual Alumni Meet, successfully hosting 150+ alumni guests across multiple batches.
  • Managed and coordinated the Industry and Alumni Relations (I&AR) team, ensuring smooth communication and event logistics.
  • Organized key campus events including the Monty Quiz and Ramalingam Cup (Volleyball), enhancing alumni-student interaction and networking.
Team ManagementLeadership

Education

National Institute of Technology Jamshedpur

Bachelor of Technology - BTech — Electronics and Communications Engineering

Oct 2022Present

Chinmaya Vidyalaya, Bokaro Steel City

12th — PCM

Jun 2019Present

Techno India Group Public School

10th

Stackforce found 100+ more professionals with Rtl Design (verilog/vhdl) & Static Timing Analysis

Explore similar profiles based on matching skills and experience