Aditya Kumar

Software Engineer

Hyderabad, Telangana, India4 yrs experience

Most Likely To Switch

Key Highlights

Expertise in formal verification for GPU architectures.
Strong background in VLSI design and digital electronics.
Proficient in multiple programming languages and verification tools.

Stackforce AI infers this person is a VLSI and Digital Design expert with a focus on formal verification in semiconductor technology.

Contact

Skills

Core Skills

Formal VerificationComputer ArchitectureDft

Other Skills

GPU Synchronisation MechanismDatapath Formal VerificationSequential Equivalence FormalFormal ConnectivityScanATPGPattern GenerationSimulationCPU designGPU ArchitecturePythonRISC-VInstruction Set ArchitectureAnalog ElectronicsMIPS Assembly

About

Interested in Computer Architecture & Logics in Digital SoC Design ....!

Experience

4 yrs

Total Experience

1 yr

Average Tenure

1 yr 7 mos

Current Experience

Amd

Silicon Design Engineer 2

Sep 2024 – Present · 1 yr 8 mos · Hyderabad · On-site

1. Formal Verification (FPV) of GPU Synchronisation Mechanism(Barriers, Semaphores, …), GPU Profilers, di/dt Reduction Logics in GPU Thread Pipelines, Performance Improvement Logics of Vector Units - GPU/NPU
2. Datapath Formal (DPV Floating Point Units) - NPU/AI Accelerator
3. Sequential Equivalence Formal (SEC) - Integrated Clock Gating Logic for GPUs
4.Formal Connectivity (SoC) - SoC Testchip Connectivity Verification

Formal VerificationGPU Synchronisation MechanismDatapath Formal VerificationSequential Equivalence FormalFormal ConnectivityComputer Architecture

Mediatek

DFT Engineer

Jun 2024 – Sep 2024 · 3 mos · Bengaluru, Karnataka, India · On-site

Scan, ATPG, Pattern Generation & Simulation, SoC

ScanATPGPattern GenerationSimulationDFT

Indian institute of technology jammu

Teaching Assistant

Aug 2022 – Jul 2024 · 1 yr 11 mos · Jammu & Kashmir, India

Computer ArchitectureCPU designGPU Architecture

Tata consultancy services

System Engineer

May 2022 – Nov 2022 · 6 mos · Noida, Uttar Pradesh, India

System Engineer (Python Developer)

Python

Sure trust

Electrical Engineering Faculty for GATE (Non Profit)

Aug 2021 – Aug 2022 · 1 yr · Chennai, Tamil Nadu, India

Advanced Mathematics, Control Systems, Signals & Systems, Electrical & Electronics Measurement, Engineering Aptitude

Chegg inc.

Electrical Engineering Specialist

Jul 2020 – Aug 2022 · 2 yrs 1 mo · India

Thdc india limited official

Internship Trainee

Jun 2018 – Aug 2018 · 2 mos · Tehri, Uttarakhand, India

Worked on Automatic Excitation Control Systems and Automation of Power Plant using PLC-SCADA

Education

Indian Institute of Technology Jammu

Master of Technology - MTech — VLSI Design & Cyber Physical Systems

Aug 2022 – May 2024

Uttarakhand Technical University

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Jan 2015 – Jan 2019

Kendriya Vidyalaya

Intermediate — PCM & COMPUTER SCIENCE

Mar 2014 – Mar 2015

Army Public School (APS)

Matriculation

Mar 2013 – Mar 2014

Stackforce found 100+ more professionals with Formal Verification & Computer Architecture

Explore similar profiles based on matching skills and experience

Vamsi Gullapalli

Lead Engineer

at Texas Instruments

Bengaluru, India20 yrs 11 mos exp

Neel Gala

CTO/Co-Founder

at InCore Semiconductors Pvt. Ltd.

Chennai, India15 yrs 9 mos exp

RISC-V Processor DesignSoC IP DevelopmentMicroprocessor DesignApproximate ComputingRISC-V ISA Design

Anindya Nandi

Sr. Director, Hardware Engineering

at NVIDIA

Bengaluru, India23 yrs 2 mos exp

Processor Core Design & VerificationPower Management VerificationFormal Verification

Girish T P

Principal Engineer

at Qualcomm

Bengaluru, India21 yrs 4 mos exp

Physical DesignStatic Timing Analysis

Vishal Mistry

Technical Manager

at eInfochips (An Arrow Company)

Ahmedabad, India17 yrs 1 mo exp

Santosh Thomas

Senior Director, Engineering

at Qualcomm

Bengaluru, India26 yrs 9 mos exp

BalaKrishna K

SoC DFT LEAD

at Google

Bengaluru, India19 yrs 10 mos exp

ADITYA ANAND

Senior Hardware Engineer

at NVIDIA

Bengaluru, India9 yrs 4 mos exp

Static Timing AnalysisLogic Synthesis