Avilash Mohanty

Software Engineer

Delhi, India8 yrs 9 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Senior Physical Design Engineer at NVIDIA
  • Extensive experience in Physical Design Engineering
  • Strong background in timing closure and static timing analysis
Stackforce AI infers this person is a Physical Design Engineer with expertise in semiconductor design and development.

Contact

LinkedIn

Skills

Other Skills

TCLPerlPhysical DesignTiming ClosureStatic Timing AnalysisPnR

Experience

8 yrs 9 mos
Total Experience
2 yrs 2 mos
Average Tenure
4 yrs
Current Experience

Nvidia

2 roles

Senior Physical Design Engineer

Jun 2023 – Present · 2 yrs 10 mos · Bengaluru, Karnataka, India

Physical Design Engineer

Apr 2022 – Jun 2023 · 1 yr 2 mos · Bengaluru, Karnataka, India

Soctronics

Physical Design Engineer

Jan 2019 – Apr 2022 · 3 yrs 3 mos · Hyderabad, India

Veda iit

Engineer Trainee

Jul 2018 – Jan 2019 · 6 mos · Hyderabad, Telangana, India

Indian institute of technology, bombay

Intern

Jun 2016 – Jul 2016 · 1 mo · IIT Bombay, Powai

  • Summer Internship at IIT Bombay under eYSIP-2016. Worked on an IoT based project titled "Greenhouse Power Monitoring and Appliance Control" and developed a "Smart Switchboard/Plug " with an interactive Web based GUI.

Things data technologies pvt. ltd

Intern

Jan 2016 – Jan 2017 · 1 yr · New Delhi Area, India

Education

University School of Information, Communication & Technology (USICT)

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with TCL & Perl

Explore similar profiles based on matching skills and experience

Raja Mondal

Raja Mondal

Lead Engineer

at Cadence

Bangalore Urban, India8 yrs 2 mos exp
Shubhankar Das

Shubhankar Das

Lead Engineer

at Qualcomm

Faridabad, India10 yrs 1 mo exp
Himanshu Gupta

Himanshu Gupta

Digital Design Engineer

at Intel Corporation

Lucknow, India1 yr 9 mos exp
Digital Circuit DesignVLSI
Koteswar Rao

Koteswar Rao

Engineer

at Qualcomm

Bengaluru, India10 yrs 10 mos exp
Very-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)
AB

Ana Bisht

Freelance Recruiter

at Freelance

Noida, India12 yrs 8 mos exp
IT/SoftwareSemiconductor
Vidhu Joshi

Vidhu Joshi

Senior Member of Technical Staff

at AMD

Bengaluru, India12 yrs 5 mos exp
Formal VerificationImplementation MethodologyPower AnalysisPower managementRTL power analysis
Parivallal Kannan

Parivallal Kannan

Principal Compiler Engineer

at Amazon Web Services (AWS)

San Jose, United States23 yrs 6 mos exp
CompilersML Accelerators
Akshay Jaiswal

Akshay Jaiswal

Member of Technical Staff

at Rivos Inc.

Bengaluru, India8 yrs 8 mos exp
Digital IC DesignVery-Large-Scale Integration (VLSI)VLSI Fabrication