Shubhankar Das

Software Engineer

Faridabad, Haryana, India10 yrs 1 mo experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in Physical Design and Static Timing Analysis.
  • Proficient in Perl and TCL programming languages.
  • Strong background in System on a Chip (SoC) development.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in Physical Design and Timing Analysis.

Contact

LinkedIn

Skills

Other Skills

PerlPhysical DesignStatic Timing AnalysisSystem on a Chip (SoC)TCLC

Experience

10 yrs 1 mo
Total Experience
3 yrs 2 mos
Average Tenure
6 yrs 6 mos
Current Experience

Qualcomm

2 roles

Lead Engineer

Dec 2022 – Present · 3 yrs 4 mos · On-site

Senior Engineer

Oct 2019 – Dec 2022 · 3 yrs 2 mos · On-site

Synopsys inc

C/T Physical Design Engineer

Mar 2017 – Oct 2019 · 2 yrs 7 mos · Noida Area, India

Incise infotech private limited

Physical Design Engineer

Aug 2016 – Oct 2019 · 3 yrs 2 mos · Noida Area, India

Vodafone

Intern

Jan 2016 – Jun 2016 · 5 mos · Greater Delhi Area

Hcl technologies

Trainee

May 2015 – Jul 2015 · 2 mos · India

Education

Manipal University Jaipur

Bachelor's degree — Electronics and Communication

Jan 2012 – Jan 2016

Ashok Memorial Public School

12 — PCM

Stackforce found 100+ more professionals with Perl & Physical Design

Explore similar profiles based on matching skills and experience

Avilash Mohanty

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 9 mos exp
Raja Mondal

Raja Mondal

Lead Engineer

at Cadence

Bangalore Urban, India8 yrs 2 mos exp
Himanshu Gupta

Himanshu Gupta

Digital Design Engineer

at Intel Corporation

Lucknow, India1 yr 9 mos exp
Digital Circuit DesignVLSI
Narsi Reddy Posham

Narsi Reddy Posham

Founder and CEO - Ira Realty Tech

at IraRealty - Ira Realty Tech

Hyderabad, India26 yrs 1 mo exp
Entrepreneurship
Nikhil Singh

Nikhil Singh

Silicon Design Engineer 2

at AMD

Itarsi, India3 yrs 8 mos exp
SystemVerilogUniversal Verification Methodology (UVM)
RAJISHA E.R

RAJISHA E.R

DFT Engineer

at Intel Corporation

Bengaluru, India15 yrs exp
Automatic Test EquipmentDebuggingSimulationsLogic BISTBoundary Scan
Manuj Verma

Manuj Verma

Senior Software Engineering Manager

at Cadence Design Systems

India24 yrs 9 mos exp
Vidhu Joshi

Vidhu Joshi

Senior Member of Technical Staff

at AMD

Bengaluru, India12 yrs 5 mos exp
Formal VerificationImplementation MethodologyPower AnalysisPower managementRTL power analysis