Ravina Chauhan

Software Engineer

Dehradun, Uttarakhand, India4 yrs 7 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in SoC design and FPGA development.
  • Strong foundation in digital electronics and programming.
  • Proven track record in application engineering.
Stackforce AI infers this person is a VLSI design engineer with expertise in digital electronics and FPGA technologies.

Contact

LinkedIn

Skills

Other Skills

VerilogField-Programmable Gate Arrays (FPGA)Digital ElectronicsC (Programming Language)

Experience

4 yrs 7 mos
Total Experience
3 yrs 4 mos
Average Tenure
4 yrs 7 mos
Current Experience

Cadence design systems

Sr application engineer

Aug 2024 – Present · 1 yr 8 mos · Noida, Uttar Pradesh, India

Amd

SoC Design Engineer

Aug 2022 – Present · 3 yrs 8 mos · Hyderabad, Telangana, India

Samsung electronics

Intern

Sep 2021 – Present · 4 yrs 7 mos

Defence research and development organisation (drdo)

Summer Internship

May 2017 – Jun 2017 · 1 mo · Dehradun, Uttarakhand, India

Education

National Institute of Technology Kurukshetra

Master of Technology - MTech — VLSI Design

Jan 2020 – Jan 2022

Bipin Tripathi Kumaon Institute Of Technology

Bachelor of Technology - BTech — Electronics and Communication Engineering

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Verilog & Field-Programmable Gate Arrays (FPGA)

Explore similar profiles based on matching skills and experience

Sai Charan Reddy

Sai Charan Reddy

Senior Lead Engineer

at Logic Fruit Technologies

Chittoor, India5 yrs 9 mos exp
RTL DevelopmentPCIeStatic Timing AnalysisVHDL
Deepika Satishkumar

Deepika Satishkumar

Interim Engineering Intern - GPU Top DV

at Qualcomm

Bengaluru, India1 yr 9 mos exp
Sumit Kumar

Sumit Kumar

Sr engineer

at MediaTek

Bengaluru, India4 yrs 11 mos exp
Very-Large-Scale Integration (VLSI)
Mansi Gupta

Mansi Gupta

Senior Engineer

at MediaTek

Bengaluru, India3 yrs 9 mos exp
RTL DesignFPGA Design
Gangadhar N

Gangadhar N

Senior RTL Design Engineer

at Qualcomm

Tenali, India4 yrs 8 mos exp
RTL DesignFPGA
Somnath C.

Somnath C.

FAE-III (AMD-Xilinx)

at Avnet

Bengaluru, India9 yrs 3 mos exp
Aagosh Gupta

Aagosh Gupta

R&D Engineer, II

at Synopsys Inc

Jammu, India7 yrs 2 mos exp
Digital design and verificationFPGA VerificationRTL Verification
Sanyam Jain

Sanyam Jain

Lead Engineer (FPGA)

at Logic Fruit Technologies

Gurugram, India3 yrs 10 mos exp