Ravina Chauhan

Software Engineer

Dehradun, Uttarakhand, India4 yrs 9 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in SoC design and FPGA development.
  • Strong foundation in digital electronics and programming.
  • Proven track record in application engineering.
Stackforce AI infers this person is a VLSI design engineer with expertise in digital electronics and FPGA technologies.

Contact

LinkedIn

Skills

Other Skills

VerilogField-Programmable Gate Arrays (FPGA)Digital ElectronicsC (Programming Language)

Experience

4 yrs 9 mos
Total Experience
3 yrs 6 mos
Average Tenure
4 yrs 9 mos
Current Experience

Cadence design systems

Sr application engineer

Aug 2024 – Present · 1 yr 10 mos · Noida, Uttar Pradesh, India

Amd

SoC Design Engineer

Aug 2022 – Present · 3 yrs 10 mos · Hyderabad, Telangana, India

Samsung electronics

Intern

Sep 2021 – Present · 4 yrs 9 mos

Defence research and development organisation (drdo)

Summer Internship

May 2017 – Jun 2017 · 1 mo · Dehradun, Uttarakhand, India

Education

National Institute of Technology Kurukshetra

Master of Technology - MTech — VLSI Design

Jan 2020 – Jan 2022

Bipin Tripathi Kumaon Institute Of Technology

Bachelor of Technology - BTech — Electronics and Communication Engineering

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Verilog & Field-Programmable Gate Arrays (FPGA)

Explore similar profiles based on matching skills and experience

Ravindu Nimsara Perera

Ravindu Nimsara Perera

Senior Research And Development Engineer

at Syntax Genie (Pvt) Ltd

Colombo, Sri Lanka5 yrs 1 mo exp
Synopsys tools
Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Prakash Mishra (प्रकाश मिश्रा)

Prakash Mishra (प्रकाश मिश्रा)

Staff Engineer

at Synopsys Inc

Hyderabad, India7 yrs 11 mos exp
Analog Circuit DesignLow-power Design
Khullar, Navneet

Khullar, Navneet

Vice President of Engineering

at Synopsys Inc

Sunnyvale, United States27 yrs 10 mos exp
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Vaishnav Achath

Vaishnav Achath

Maintainer

at The Zephyr Project

Bengaluru, India7 yrs 7 mos exp
Embedded SystemsReal-Time Operating Systems (RTOS)Software ArchitectureVirtualizationHypervisor
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization