M

Mothukuru Radha Krishna

Software Engineer

Bengaluru, Karnataka, India6 yrs 9 mos experience
Highly Stable

Key Highlights

  • 3.5 years of experience in analog design engineering.
  • Proficient in various analog components across multiple process nodes.
  • Hands-on experience from design cycle to post-silicon data correlation.
Stackforce AI infers this person is a skilled Analog Design Engineer in the Semiconductor industry.

Contact

LinkedIn

Skills

Other Skills

OscillatorsADCsLDOBGRSemiconductor IndustryDACAnalog Circuit Design

About

Working as a Full-time analog design engineer with 3.5 years experience. Proficient in designing BGR, V2I, POR-BOD, PMON, Oscillator, LDO, AMUX, AGC, DAC, ADC in different process nodes(90nm, 40nm, 22nm, 10nm). Hands on design cycle from 0.1 version to sign-off and Correlation of post silicon data.

Experience

6 yrs 9 mos
Total Experience
5 yrs 7 mos
Average Tenure
1 yr 2 mos
Current Experience

Mediatek

Senior Analog Design Engineer

Feb 2025 – Present · 1 yr 2 mos

Intel corporation

Analog Design Engineer

Jul 2019 – Feb 2025 · 5 yrs 7 mos · Bengaluru, Karnataka, India · On-site

Texas instruments

Analog Designer

Jun 2019 – Oct 2019 · 4 mos · India

Education

Indian Institute of Technology, Kharagpur

Master of Technology - MTech — VLSI

Stackforce found 28 more professionals with Oscillators & ADCs

Explore similar profiles based on matching skills and experience

Prajjwal Rana

Prajjwal Rana

Analog Design Engineer

at Texas Instruments

Bengaluru, India0 mo exp
Analog DesignHigh-speed Digital DesignRF Design
ARCHIT KATIYAR

ARCHIT KATIYAR

Senior ASIC Digital Design Engineer

at Synopsys Inc

Bengaluru, India6 yrs 8 mos exp
RTL DesignPCIeSystem VerilogXilinx Vivado
Mitra Sen Singh

Mitra Sen Singh

Physical Design Engineer

at Intel Corporation

Bengaluru, India4 yrs 7 mos exp
S Narasimha Reddy

S Narasimha Reddy

Silicon Engineer

at Meta

Bengaluru, India9 yrs 8 mos exp
Analog Circuit DesignIntegrated Circuit Design
Prachi Agarwal

Prachi Agarwal

Silicon Physical Design Engineer

at Google

Ajmer, India6 yrs 8 mos exp
Analog Circuit DesignTiming Closure
Marcos González Sanz

Marcos González Sanz

Red Team & Research Lead

at Cyberxia Security S.L

Madrid, Spain3 yrs 9 mos exp
Red TeamingVulnerability ResearchMalware AnalysisCustom Tool Development
Adarsh Pathak

Adarsh Pathak

Executive Trainee

at GAIL (India) Limited

Pune, India2 yrs 9 mos exp
Analog Circuit Design
Saikrushna Tirmanwar

Saikrushna Tirmanwar

Analog Design Engineer

at Intel Corporation

Bangalore Urban, India6 yrs 9 mos exp
Analog DesignHigh speed interface design