Sadhu sai krishna

Software Engineer

Bengaluru, Karnataka, India10 yrs 7 mos experience
Highly Stable

Key Highlights

  • Expert in Analog Circuit Design and Layout Engineering.
  • Experience with cutting-edge 5nm and 3nm technology.
  • Proficient in Cadence tools for VLSI design.
Stackforce AI infers this person is a VLSI design engineer specializing in analog layout and circuit design.

Contact

LinkedIn

Skills

Core Skills

Analog Circuit DesignLayout DesignCadence Virtuoso

Other Skills

SerDesLDOAntennasDevice PhysicsRoutingFloor PlansDesign for ManufacturingYieldLayout Versus Schematic (LVS)ADCsPython (Programming Language)VerilogPerlVLSI CADLogic Design

About

• Worked on High Speed Transmitter and Receiver blocks in 5nm and 3nm

Experience

10 yrs 7 mos
Total Experience
4 yrs 5 mos
Average Tenure
1 yr 8 mos
Current Experience

Amd

Layout Engineer

Sep 2024 – Present · 1 yr 8 mos · Bengaluru, Karnataka, India · On-site

SerDesCadence VirtuosoAnalog Circuit DesignLayout Design

Intel corporation

Layout Engineer

Jul 2018 – Sep 2024 · 6 yrs 2 mos · Bengaluru Area, India · On-site

Cadence VirtuosoLDO

Aricent

Engineer

Sep 2015 – Jun 2018 · 2 yrs 9 mos · Bengaluru Area, India

LDOLayout Design

Education

Amrita Vishwa Vidyapeetham, Coimbatore

Master's degree — vlsi design

Jan 2012 – Jan 2014

Stackforce found 100+ more professionals with Analog Circuit Design & Layout Design

Explore similar profiles based on matching skills and experience

Punyasloka Bal

Punyasloka Bal

Engineering Manager (Physical Design)

at NVIDIA

Bengaluru, India14 yrs 9 mos exp
Digital IC DesignVLSI
AMAN SINGH NEGI

AMAN SINGH NEGI

Physical Design Engineer

at MediaTek

Bengaluru, India4 mos exp
Physical DesignDigital IC Design
AP

Anchit Proch

Master Thesis Student

at IDLab (UGent - UAntwerpen - imec)

Geel, Belgium3 yrs 11 mos exp
RD

Ranjith das

Principal Application Engineer

at Cadence System Design and Analysis

Bengaluru, India11 yrs 9 mos exp
Static Timing AnalysisPower Analysis
Lakshmi Nair

Lakshmi Nair

Senior Lead Engineer

at Qualcomm

Delhi, India5 yrs 7 mos exp
VerilogFPGA prototyping
Ayush Maurya

Ayush Maurya

DFT Engineer

at Qualcomm

Noida, India3 yrs 8 mos exp
Testing and VerificationDigital Circuit Design
Shubham Giradkar

Shubham Giradkar

Senior Analog layout Design lead

at Intel Corporation

Bengaluru, India11 yrs 4 mos exp
Analog layoutSemiconductors
AK

Ashok Kumar Kuna

MTS Silicon Design Engineer

at AMD

Bengaluru, India10 yrs 5 mos exp
Mixed-Signal IC DesignAnalog Integrated Circuit Design