Vikram P.

Software Engineer

Andhra Pradesh, India9 yrs 1 mo experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in Digital Circuit and VLSI Design.
Proficient in multiple programming languages including C and Python.
Experience in implementing DSP algorithms in MyHDL.

Stackforce AI infers this person is a VLSI and DSP specialist with strong programming skills.

Contact

Skills

Core Skills

Digital Circuit DesignVery-large-scale Integration (vlsi)Digital Signal ProcessingMyhdl

Other Skills

CVerilogPythonMatlabC++AlgorithmsField-Programmable Gate Arrays (FPGA)Analog Circuit DesignComputer ArchitectureVHDLDigital Image ProcessingLinuxHTMLCascading Style Sheets (CSS)Disaster Response

Experience

9 yrs 1 mo

Total Experience

4 yrs 6 mos

Average Tenure

8 yrs 9 mos

Current Experience

Nvidia

2 roles

Senior Physical Design Engineer

Apr 2021 – Present · 5 yrs

CVerilogMyHDLPythonMatlabC+++10

ASIC Physical Design Engineer

Jul 2017 – Apr 2021 · 3 yrs 9 mos

Myhdl(google summer of code)

FPGA Firmware Developer

Apr 2016 – Aug 2016 · 4 mos

My responsibility was to implement DSP algorithms in MyHDL.

MyHDLDigital Signal Processing

Education

International Institute of Information Technology Hyderabad (IIITH)

Bachelor of Technology - BTech (Hons.) — Electronics and Communications Engineering

Jan 2013 – Jan 2017

Stackforce found 100+ more professionals with Digital Circuit Design & Very-large-scale Integration (vlsi)

Explore similar profiles based on matching skills and experience

Priyanka Aggarwal

IP Design Verification Engineer

at Intel Corporation

Noida, India8 yrs 6 mos exp

Verification Engineering

Aryaman Agarwal

Placement Coordinator

at Indian Institute of Management Mumbai

Mumbai, India1 yr 11 mos exp

EntrepreneurshipLeadershipTeam LeadershipTeam Management

Priyanka Kala

Engineer -Telecom

at MediaTek

Hyderabad, India4 yrs 7 mos exp

3GPPC (Programming Language)Physical layer developmentDigital Communication

Vaibhav Tayal

Modem Systems Engineer

at Qualcomm

Bengaluru, India5 yrs 5 mos exp

Software Defined RadioDigital Image ProcessingEvent Management

Ashish Bachute

System Design Engineer 2

at AMD

Hyderabad, India1 yr 10 mos exp

Systems DesignApplication-Specific Integrated Circuits (ASIC)

ARCHIT KATIYAR

Senior ASIC Digital Design Engineer

at Synopsys Inc

Bengaluru, India6 yrs 8 mos exp

RTL DesignPCIeSystem VerilogXilinx Vivado

Nare Uday Kumar Reddy

Design Verification Engineer

at MediaTek

Ananthapuramu, India8 mos exp

Design VerificationVerification MethodologyVLSI DesignVerification

Naveen Dugar

Senior Engineer, CAD Tools

at NVIDIA

Hyderabad, India4 yrs 6 mos exp

C++PythonResearchVerilog