Nare Uday Kumar Reddy

Software Engineer

Ananthapuramu, Andhra Pradesh, India8 mos experience

Key Highlights

  • Experienced in Design Verification and VLSI.
  • Proficient in multiple programming languages.
  • Strong background in Digital Circuit Design.
Stackforce AI infers this person is a VLSI Design and Verification Engineer with expertise in digital electronics.

Contact

LinkedIn

Skills

Core Skills

Design VerificationVerification MethodologyVlsi DesignVerification

Other Skills

RALPerlDigital Circuit DesignObject-Oriented Programming (OOP)Universal Verification Methodology (UVM)Circuit DesignC (Programming Language)Python (Programming Language)VerilogSystemVerilogDigital ElectronicsVery-Large-Scale Integration (VLSI)

Experience

8 mos
Total Experience
8 mos
Average Tenure
8 mos
Current Experience

Mediatek

Design Verification Engineer

Aug 2025 – Present · 8 mos · Bengaluru, Karnataka, India · On-site

RALPerlDesign VerificationVerification Methodology

Maven silicon

Advanced VLSI Design and Verification

Jun 2024 – Feb 2025 · 8 mos · Banglore

Digital Circuit DesignObject-Oriented Programming (OOP)VLSI DesignVerification

Education

NBKR Institute of Science and Technology

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2020 – Jan 2024

VBR Pre University College

Pre-University — PCMC

Jun 2018 – Mar 2020

Stackforce found 100+ more professionals with Design Verification & Verification Methodology

Explore similar profiles based on matching skills and experience

HV

Hrushikesh Vaidya

Sr engg manager

at Intel Corporation

Bengaluru, India24 yrs 11 mos exp
Design EngineeringVery-Large-Scale Integration (VLSI)
Yash Tripathy

Yash Tripathy

Summer Intern

at Deloitte

Delhi, India0 mo exp
ManagementMarketing StrategyDigital ElectronicsComputer ArchitecturePower Electronics
VIVEK SARASWAT

VIVEK SARASWAT

Staff Engineer

at Qualcomm

Mathura, India10 yrs 3 mos exp
System on a Chip (SoC)Low power verificationDebugging
Arunit Raj

Arunit Raj

Senior Silicon Design Engineer

at AMD

Patna, India2 yrs 6 mos exp
Functional VerificationRTL DesignASIC
Deepanshu Vashishtha

Deepanshu Vashishtha

Design Verification Engineer

at AMD

New Delhi, India3 yrs 8 mos exp
Functional VerificationDesign Verification
Navneet Goel

Navneet Goel

Senior Design Verification Engineer (L64)

at Microsoft

Delhi, India12 yrs 4 mos exp
Embedded SystemsLeadershipSoCSubsystem DebugSystem Verilog
Deepti Dewangan

Deepti Dewangan

Senior Engineer

at Qualcomm

India3 yrs 6 mos exp
PN

Pranathi Nalam

Senior Verification Engineer

at NVIDIA

East Godavari, India4 yrs 10 mos exp
Verification MethodologyPCIE