Mitra Sen Singh

Software Engineer

Bengaluru, Karnataka, India4 yrs 7 mos experience
Highly Stable

Key Highlights

  • Master's degree in VLSI Design from VNIT Nagpur.
  • Experienced Physical Design Engineer at Intel.
  • Strong foundation in ASIC and VLSI technologies.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in ASIC and Physical Design.

Contact

LinkedIn

Skills

Other Skills

C (Programming Language)Cadence VirtuosoClock Tree SynthesisApplication-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)ASICIntegrated Circuits (IC)ProgrammingAnalog Circuit DesignPrinted Circuit Board (PCB) DesignSimulationsFPGADigital ElectronicsVerilogVHDL

About

Done masters in VLSI Design from VNIT Nagpur 2018-20 batch. Currently looking for job in VLSI field.

Experience

4 yrs 7 mos
Total Experience
3 yrs
Average Tenure
1 yr 7 mos
Current Experience

Intel corporation

Physical Design Engineer

Sep 2024 – Present · 1 yr 7 mos · Bengaluru, Karnataka, India · On-site

Globalfoundries

2 roles

Sr Engineer Design Engineering

Sep 2021 – Sep 2024 · 3 yrs

  • SOC

Physical Design Intern

Sep 2020 – Aug 2021 · 11 mos

  • SOC

Visvesvaraya national institute of technology

Teaching Assistant

Jun 2019 – Jun 2020 · 1 yr · Nagpur, Maharashtra, India

  • Done Mtech in VLSI Design from VNIT Nagpur.

Education

Visvesvaraya National Institute of Technology

MTech - Master of Technology — VLSI Design

Jan 2018 – Jan 2020

Raj Kumar Goel Institute of Technology, Ghaziabad

Bachelor's degree — Electronics and Communication Engineering

Jan 2013 – Jan 2017

Delhi Public School - India

HSC

Jan 2011 – Jan 2012

Stackforce found 100+ more professionals with C (Programming Language) & Cadence Virtuoso

Explore similar profiles based on matching skills and experience

Manish Pawar

Manish Pawar

Physical Design Engineer

at Intel Corporation

Delhi, India3 yrs 10 mos exp
PnRSTA
Anand Issac

Anand Issac

SOC Engineer, Staff

at Synopsys Inc

Hyderabad, India15 yrs 4 mos exp
VLSIFunctional VerificationPhysical Design
MIDHUN C K

MIDHUN C K

Manager

at NVIDIA

Bengaluru, India0 mo exp
Physical DesignVLSI
Samhithaa Reddy

Samhithaa Reddy

Interim Engineering Intern

at Qualcomm

Bengaluru, India0 mo exp
Physical DesignVLSI
Suhina Pal

Suhina Pal

ASIC Design Verification Engineer

at Google

Bengaluru, India9 yrs 2 mos exp
Functional VerificationSystemVerilog
Salman Ulhaq

Salman Ulhaq

Senior Engineer

at Qualcomm

Bengaluru, India6 yrs 6 mos exp
Physical DesignStatic Timing Analysis
Pratik Soni

Pratik Soni

Staff Engineer

at MediaTek

Bengaluru, India11 yrs 5 mos exp
Static Timing AnalysisTiming ClosureLogic Synthesis
Ankit Mishra

Ankit Mishra

Senior Lead Engineer

at Qualcomm

Noida, India9 yrs 8 mos exp
Physical DesignTiming Closure