Manish Pawar

Software Engineer

Delhi, India3 yrs 10 mos experience

Highly Stable

Key Highlights

Experienced Physical Design Engineer at Intel.
Strong foundation in VLSI and Electronics Engineering.
Proficient in multiple design tools and methodologies.

Stackforce AI infers this person is a VLSI design engineer with expertise in physical design and verification.

Contact

Skills

Core Skills

PnrSta

Other Skills

Synopsys FormalityStarRCClock Tree SynthesisLinuxfusion compilerAPRicc2CArduinoMatlabVHDLOrCAD Capture CISVerilogPSpiceCadence Virtuoso

Experience

3 yrs 10 mos

Total Experience

3 yrs 10 mos

Average Tenure

3 yrs 10 mos

Current Experience

Intel corporation

2 roles

Physical Design Engineer

Jun 2022 – Present · 3 yrs 10 mos

Synopsys FormalityStarRCPnRSTAClock Tree SynthesisLinux+3

Intern

Jun 2021 – May 2022 · 11 mos

Defence research and development organisation (drdo)

2 roles

Project Intern

May 2019 – Jul 2019 · 2 mos · Delhi, India

Project Intern

May 2018 – Jun 2018 · 1 mo · Delhi, India

Education

National Institute of Technology Delhi

Master of Technology - MTech — VLSI

Jan 2020 – Jan 2022

Delhi Technological University

Bachelor of Technology — Electronics and Communications Engineering

Jan 2016 – Jan 2020

Sarvodaya Vidyalaya, FU Block, Pitampura, Delhi

12th — Science

Jan 2016 – Present

SKV, Adarsh Nagar, Delhi

10th

Jan 2014 – Present

Stackforce found 93 more professionals with Pnr & Sta

Explore similar profiles based on matching skills and experience

B. Divyasreevarma

Physical designing

at Sumedha Institute of Technology

Tirupati Urban, India9 mos exp

CMOSDigital Electronics

Reshma s

Senior Physical Design Engineer

at MediaTek

Bengaluru, India4 yrs 5 mos exp

Physical DesignCadence Encounter

Rajashekhar Modugu

Sr. Staff Hardware Engineer

at Tesla

Austin, United States17 yrs 6 mos exp

Physical DesignDigital Signal ProcessorsDigital Design

Sumit Kumar

Sr engineer

at MediaTek

Bengaluru, India4 yrs 11 mos exp

Very-Large-Scale Integration (VLSI)

Mohith Varma

ASIC Physical Design Engineer

at Sumedha Institute of Technology

Hyderabad, India0 mo exp

Physical DesignStatic Timing Analysis

Naveen Silveri

Staff Engineer

at MediaTek

Bengaluru, India14 yrs 4 mos exp

ASIC Design FlowPhysical Design

Subhashis Das 🇮🇳

ASIC Physical Design Engineer

at Broadcom

Bengaluru, India6 yrs 5 mos exp

Physical DesignDigital Hardware Design

Uday Dasari

Sr. Engineering Manager

at Google

Santa Clara, United States18 yrs exp

Low Power SystemsPhysical DesignSystem on a Chip (SoC)