Ashutosh Kumar singh

Software Engineer

Lucknow, Uttar Pradesh, India8 yrs 3 mos experience
Highly Stable

Key Highlights

  • Expert in Low Power ASIC Design at NVIDIA.
  • Strong background in RTL Design and Verification.
  • Proficient in multiple EDA tools and methodologies.
Stackforce AI infers this person is a Low Power ASIC Design Engineer with expertise in semiconductor technology.

Contact

LinkedIn

Skills

Core Skills

Low-power DesignSystem On A Chip (soc)Rtl Verification

Other Skills

Low Power ArchitecturePower Feature VerificationPower MethodologyDevelopment of Chip Power IntentStatic ChecksLP Feature VerificationUPF MethodologyPerl/Python Based Flow AutomationsPerl/HTML Based AutomationsCadence VirtuosoRTL DesignAnalog Circuit DesignTelecommunicationsField-Programmable Gate Arrays (FPGA)Digital Electronics

About

"The Way It's Meant to be Played"

Experience

8 yrs 3 mos
Total Experience
8 yrs 3 mos
Average Tenure
8 yrs 3 mos
Current Experience

Nvidia

3 roles

Senior ASIC Engineer

Promoted

May 2020 – Present · 6 yrs

  • Low Power Architecture, Power Feature Verification ( VCS,NLP,XPROP Sims) , Power Methodology , Development of Chip Power Intent , Static Checks ( VC-LP) , Power Structures Insertion
Low Power ArchitecturePower Feature VerificationPower MethodologyDevelopment of Chip Power IntentStatic ChecksLow-power Design+1

ASIC Engineer

Jul 2018 – May 2020 · 1 yr 10 mos

  • Static Checks (VC-LP) , LP Feature Verification , UPF Methodology , Perl/Python Based Flow Automations
Static ChecksLP Feature VerificationUPF MethodologyPerl/Python Based Flow AutomationsLow-power DesignRTL Verification

Intern

Jan 2018 – Jun 2018 · 5 mos

  • Perl/HTML Based Automations, Static checks , UPF methodology
Perl/HTML Based AutomationsStatic checksUPF methodology

Education

Birla Institute of Technology and Science, Pilani

Master's degree (M.E Microelectronics) — Electrical and Electronics Engineering

Jan 2016 – Jan 2018

JSS ACADEMY OF TECHNICAL EDUCATION, NOIDA

BTECH — Electronic and Communication Engineering

Jan 2011 – Jan 2015

HAL SCHOOL LUCKNOW

Intermediate — PCM + Computer

Jan 2009 – Jan 2011

HAL SCHOOL KORWA

10th — science

Jan 1997 – Jan 2009

Stackforce found 100+ more professionals with Low-power Design & System On A Chip (soc)

Explore similar profiles based on matching skills and experience

Abbas Soni

Abbas Soni

Principal Software Engineer

at Cadence Design Systems

Ahmedabad, India12 yrs 9 mos exp
AG

Ashish Goel

Verification Architect/ Specialist

at Synopsys Inc

Noida, India25 yrs 10 mos exp
Aditya Kumar Mishra

Aditya Kumar Mishra

Senior ASIC Engineer

at NVIDIA

Tiruchirappalli, India7 yrs 8 mos exp
ASICDigital Circuit DesignElectronics Hardware Design
Prasanna C

Prasanna C

Staff Engineer

at Western Digital

Bengaluru, India6 yrs 1 mo exp
Digital ElectronicsPhysical Design
VS

Vishwa Shah

Accumulated Expertise

at Career-Wide Experience

Ahmedabad, India0 mo exp
Rahul Raghavan

Rahul Raghavan

Staff Engineer

at Qualcomm

Bengaluru, India12 yrs 8 mos exp
KK

Kiran Kumar

Engineer

at AMD

Hyderabad, India14 yrs 2 mos exp
ASICPhysical Design
Amitava Mitra

Amitava Mitra

Deputy Director

at MediaTek

Bengaluru, India24 yrs exp
Static Timing AnalysisSTA team leadership