Prasanna C

Software Engineer

Bengaluru, Karnataka, India6 yrs 1 mo experience
Highly Stable

Key Highlights

  • Expert in Digital Electronics and Physical Design.
  • Proficient in multiple EDA tools and scripting languages.
  • Strong background in ASIC and SoC design.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in ASIC and SoC development.

Contact

LinkedIn

Skills

Core Skills

Digital ElectronicsPhysical Design

Other Skills

VerilogTCLCLogic SynthesisPerlStatic Timing AnalysisCadence VirtuosoRTL VerificationClock Tree SynthesisMASMCMOSFloorplanningPNRCadence Virtuoso Layout EditorApplication-Specific Integrated Circuits (ASIC)

About

Tools I am good at • SOC Encounter • RTL Compiler • QRC • ETS • Xilinx • MASM • Virtuoso • Assura I can comfortably write scripts in • TCL

Experience

6 yrs 1 mo
Total Experience
6 yrs 1 mo
Average Tenure
6 yrs 1 mo
Current Experience

Western digital

Staff Engineer

Apr 2020 – Present · 6 yrs 1 mo · Bengaluru, Karnataka

VerilogDigital ElectronicsTCLCLogic SynthesisPerl+17

Xilinx

Design Engineer

Aug 2019 – Mar 2020 · 7 mos · Hyderabad, Telangana, India

Amd

Design Engineer II

Feb 2018 – Aug 2019 · 1 yr 6 mos · Hyderabad Area, India

Sandisk®

Physical Design Engineer

Jul 2016 – Jan 2018 · 1 yr 6 mos · Banglore

Education

GITAM UNIVERSITY

Master's degree — VLSI DESIGN

Jan 2012 – Jan 2014

Chadalawada Ramanamma Engineering College , Tirupati

Bachelor of Technology (B.Tech.)

Jan 2008 – Jan 2012

Stackforce found 100+ more professionals with Digital Electronics & Physical Design

Explore similar profiles based on matching skills and experience

Janvi Gupta

Janvi Gupta

SoC Design Engineer

at Intel Corporation

Delhi, India1 yr exp
Raghunadha Reddy Siddam

Raghunadha Reddy Siddam

Staff Engineer

at MediaTek

Bengaluru, India8 yrs 10 mos exp
Ravi Ratan Jha

Ravi Ratan Jha

SoC Design Engineer

at Intel Corporation

Bengaluru, India2 yrs 11 mos exp
Digital CMOS IC DesignStatic Timing Analysis
TS

Tanmay Sahu

Physical Design Engineer

at Intel Corporation

Bhopal, India1 yr 11 mos exp
Rahul Devasoth

Rahul Devasoth

Staff Engineer

at Synopsys Inc

Bengaluru, India8 yrs 3 mos exp
SynthesisSTA
DV

Dipesh V.

Design Verification Engineer

at Qualcomm

Bengaluru, India4 yrs 9 mos exp
Wireless TechnologiesIEEE 802.11SystemVerilogUniversal Verification Methodology (UVM)
Bhagyashree R

Bhagyashree R

PDN Engineer/EMIR

at Mediatek

India7 yrs 8 mos exp
EMIR
Atul Mukkawar

Atul Mukkawar

Lead Engineer

at Qualcomm

India9 yrs 8 mos exp
Very-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)