Rakshith Acharya

Product Engineer

Bengaluru, Karnataka, India7 yrs 2 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in PDK Development at Intel Corporation
  • Proficient in Cadence Virtuoso and automation scripting
  • Strong background in Analog layout design
Stackforce AI infers this person is a Semiconductor Engineering Specialist with expertise in PDK Development and layout design.

Contact

LinkedIn

Skills

Core Skills

Pdk DevelopmentCadence Virtuoso

Other Skills

Auto PnR flowAutomation using Skill Shell and perl scriptingCadence virtoso and synopsys custom compilerAnalog layout designXilinxMentor Graphics

Experience

7 yrs 2 mos
Total Experience
3 yrs 7 mos
Average Tenure
5 yrs 3 mos
Current Experience

Intel corporation

PDK Development Engineer

Jan 2021 – Present · 5 yrs 3 mos · Bengaluru, Karnataka, India

Auto PnR flowAutomation using Skill Shell and perl scriptingCadence virtoso and synopsys custom compilerPDK DevelopmentAnalog layout designCadence Virtuoso+2

Eklakshya innovation labs

Layout Design Engineer

Jan 2019 – Dec 2020 · 1 yr 11 mos · Hubli, Karnataka, India

Education

Shri Madhwa Vadiraja Institute of Technology & Management, BANTAKAL

Bachelor of Engineering - BE — Electronics and communication

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Pdk Development & Cadence Virtuoso

Explore similar profiles based on matching skills and experience

Nehal Gurjar

Nehal Gurjar

Tutor at kinder 2 college

at University of Southern California

Los Angeles, United States1 yr exp
Physical Design
RS

Raj Shah

Ph.D. Research Scholar

at Sardar Vallabhbhai National Institute of Technology, Surat

Surat, India9 yrs 9 mos exp
Semiconductor DeviceVLSI
Aheli Aich

Aheli Aich

Physical Design Engineer

at Intel Corporation

Bengaluru, India6 yrs 5 mos exp
Physical DesignCadence
Omkar Marathe

Omkar Marathe

PDK Library QA Lead

at Intel Corporation

Bangalore Urban, India13 yrs 5 mos exp
PDKtechnology file
Abhishek Agarwal

Abhishek Agarwal

Senior RF/MS IC Design Engineer

at MaxLinear

San Diego, United States6 yrs 5 mos exp
Analog IC DesignRF Design
VK

Venkatadatta K

SoC Design Engineer

at Intel Corporation

Bengaluru, India9 yrs 8 mos exp
Embedded SystemsApplication-Specific Integrated Circuits (ASIC)
AS

Atharva Sharma

Graduate Student

at Arizona State University

Tempe, United States4 yrs 2 mos exp
Business AnalysisDeep LearningDigital VerificationEnergy OptimizationMachine Learning
Nihal Jain

Nihal Jain

Engineering Manager

at Intel Corporation

Bengaluru, India9 yrs 3 mos exp
Analog Circuit DesignVLSI