Omkar Marathe

Product Engineer

Bangalore Urban, Karnataka, India13 yrs 5 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in PDK Development and QA processes.
  • Proficient in VLSI design and Analog Circuit Design.
  • Strong background in Cadence tools and scripting.
Stackforce AI infers this person is a VLSI and PDK specialist with a focus on semiconductor design.

Contact

LinkedIn

Skills

Core Skills

PdkTechnology File

Other Skills

PDK DevelopmentPcellspycellSkill ProgrammingCadence VirtuosoVLSIFPGASoCAnalog Circuit DesignShell ScriptingSimulationsVHDLVerilogEmbedded SystemsPerl

Experience

13 yrs 5 mos
Total Experience
2 yrs 8 mos
Average Tenure
5 yrs 3 mos
Current Experience

Intel corporation

2 roles

PDK Library QA Lead

May 2024 – Present · 1 yr 11 mos · Bengaluru, Karnataka, India

PDKPDK Development

PDK Development Engineer

Jan 2021 – May 2024 · 3 yrs 4 mos · Bengaluru, Karnataka, India

technology filePcells

Sankalp semiconductor pvt ltd

Design Engineer

Jul 2015 – Jan 2021 · 5 yrs 6 mos

Rlard

Research Assistant

Jul 2014 – Jun 2015 · 11 mos

Walchand college of engineering, sangli

Lecturer

Dec 2012 – May 2013 · 5 mos

Siemens healthcare

Graduate Trainee Engineer

Jul 2011 – Nov 2012 · 1 yr 4 mos

Education

Shivaji University

Master's Degree — VLSI & Embedded Systems

Jan 2013 – Jan 2015

Stackforce found 12 more professionals with Pdk & Technology File

Explore similar profiles based on matching skills and experience

Nehal Gurjar

Nehal Gurjar

Tutor at kinder 2 college

at University of Southern California

Los Angeles, United States1 yr exp
Physical Design
Saransh jain

Saransh jain

Product Enginnering Director

at Cadence Design Systems

San Jose, United States16 yrs 6 mos exp
Enablement
RS

Raj Shah

Ph.D. Research Scholar

at Sardar Vallabhbhai National Institute of Technology, Surat

Surat, India9 yrs 9 mos exp
Semiconductor DeviceVLSI
Rahul Tiwari

Rahul Tiwari

Analog Design Methodology Engineer

at Intel Corporation

Delhi, India6 yrs 3 mos exp
Analog Design MethodologyCadence VirtuosoAnalog Layout Design
Anmol Lahariya

Anmol Lahariya

Staff Design Engineer

at Synopsys Inc

Bengaluru, India6 yrs 7 mos exp
Very-Large-Scale Integration (VLSI)Design ManagementAnalog LayoutHigh Performance Computing (HPC)Layout Design
Saurabh Sinha

Saurabh Sinha

Technology Pathfinding Engineer

at Apple

Austin, United States18 yrs 8 mos exp
SemiconductorsVLSIDesign Technology Co-optimizationResearchPredictive Technology modeling
Tejeswarareddy Vaddireddy

Tejeswarareddy Vaddireddy

Physical design engineer

at MediaTek

Bengaluru, India1 yr 3 mos exp
Physical designVLSINetworking
SUHANI YADAV

SUHANI YADAV

Associate Software Engineer

at ClearTrail Technologies

Indore, India0 mo exp