Abhishek Tendolkar

Software Engineer

Bengaluru, Karnataka, India7 yrs 1 mo experience
Highly Stable

Key Highlights

  • Expert in RTL verification and VLSI design.
  • Proficient in SystemVerilog and UVM methodologies.
  • Strong leadership skills with experience in team management.
Stackforce AI infers this person is a Semiconductor Design Verification Engineer with expertise in RTL and VLSI.

Contact

LinkedIn

Skills

Core Skills

Rtl VerificationVery-large-scale Integration (vlsi)

Other Skills

SystemVerilogC++VerilogApplication-Specific Integrated Circuits (ASIC)UVMAssertionsLeadershipPublic SpeakingC (Programming Language)Microsoft Office

Experience

7 yrs 1 mo
Total Experience
7 yrs 1 mo
Average Tenure
7 yrs 1 mo
Current Experience

Mediatek

3 roles

Staff Engineer

Promoted

Jun 2025 – Present · 10 mos

  • Handled cache policy verification for L2 cache and Blender module verification from verification plan to coverage closure. Created uvm based testbenches, added coverage, assertions. VSO.ai, ICO tool evaluation and enabling in projects flow. Promt based script writing by using AI.
SystemVerilogC++VerilogVery-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)RTL Verification

Senior Engineer

Jul 2019 – May 2025 · 5 yrs 10 mos

  • Worked on cpu subsystem integration verification. RTL, lead low power verification using upf, gls env bring up and debugs for multiple projects.
  • Creating/updating c testcases. Testcase debug using assembly language. SV Checkers, assertions, AXI, APB, Formal connectivity checks.
SystemVerilogC++VerilogLeadershipPublic SpeakingVery-Large-Scale Integration (VLSI)+3

Student Intern

Jan 2019 – Jun 2019 · 5 mos

Education

Birla Institute of Technology and Science, Pilani

Master of Engineering - MEng — Microelectronics

Jan 2017 – Jan 2019

Savitribai Phule Pune University

Bachelor's degree — Electronics and Telecommunication

Jan 2012 – Jan 2016

D.B.J. college, chiplun

12th — Science

Jan 2010 – Jan 2012

Stackforce found 100+ more professionals with Rtl Verification & Very-large-scale Integration (vlsi)

Explore similar profiles based on matching skills and experience

SAKSHAM SONI

SAKSHAM SONI

Senior Member of Technical Staff

at AMD

Bengaluru, India13 yrs 1 mo exp
System on a Chip (SoC)Verification
Srinu Reddy

Srinu Reddy

SoC Design Engineer

at Intel Corporation

Bengaluru, India8 yrs 6 mos exp
Timing Closure
Pramathesh Trivedi

Pramathesh Trivedi

Staff Engineer

at Qualcomm

Bengaluru, India8 yrs 11 mos exp
Fabric DevelopmentDesign for debug (DFD)
Kanchan Mali

Kanchan Mali

MRS

at Bharat Electronics Limited

Latur, India5 yrs 6 mos exp
Rahul Jain

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 4 mos exp
Field-Programmable Gate Arrays (FPGA)Verilog
Sardar Harpreeth Singh

Sardar Harpreeth Singh

Physical Design Engineer

at Intel Corporation

Bangalore Urban, India9 yrs exp
Physical DesignStatic Timing Analysis
jamshed alam

jamshed alam

Staff Engineer

at SAMSUNG R&D INSTITUTE INDIA - BANGALORE PRIVATE LIMITED

India14 yrs 3 mos exp
UVMPCIeI2C
Dhruv Sharma

Dhruv Sharma

Design Engineer

at NXP Semiconductors

Noida, India3 yrs 1 mo exp
Abhishek Tendolkar - Software Engineer | Stackforce