Mansi Gupta

Software Engineer

Bengaluru, Karnataka, India3 yrs 9 mos experience
Highly Stable

Key Highlights

  • Senior Engineer with expertise in RTL Design.
  • Proficient in multiple programming languages.
  • Strong background in VLSI and Embedded Systems.
Stackforce AI infers this person is a VLSI and Embedded Systems Engineer with strong RTL design capabilities.

Contact

LinkedIn

Skills

Core Skills

Rtl DesignFpga Design

Other Skills

PythonCVerilogField-Programmable Gate Arrays (FPGA)MATLAB

Experience

3 yrs 9 mos
Total Experience
3 yrs 9 mos
Average Tenure
3 yrs 9 mos
Current Experience

Mediatek

Senior Engineer

Jul 2022 – Present · 3 yrs 9 mos · Bengaluru, Karnataka, India

  • RTL Design and Integration
PythonCVerilogField-Programmable Gate Arrays (FPGA)MATLABRTL Design+1

Education

Indraprastha Institute of Information Technology, Delhi

MTech — VLSI and Embedded Systems

Jan 2021 – Jan 2022

Indraprastha Institute of Information Technology, Delhi

Bachelor of Technology — Electronics and Communications Engineering

Jan 2017 – Jan 2021

Stackforce found 100+ more professionals with Rtl Design & Fpga Design

Explore similar profiles based on matching skills and experience

Sunil Kumar Vijay Kumar

Sunil Kumar Vijay Kumar

ASIC Integration Lead

at Ericsson

Malmo, Sweden20 yrs 5 mos exp
ASIC RTL DesignFPGA Prototyping
Vinod Kumar B

Vinod Kumar B

Staff Engineer

at MediaTek

Bengaluru, India7 yrs 11 mos exp
Physical DesignStatic Timing Analysis
Jyothish Prakash

Jyothish Prakash

IP Logic Design Engineer

at Intel Corporation

Bengaluru, India14 yrs 7 mos exp
Krishnendu Ghosh

Krishnendu Ghosh

IP Verification Engineer

at Intel Corporation

Bengaluru, India14 yrs 4 mos exp
Hardware VerificationTest Planning
RS

Rakshe Swetha

Staff Engineer

at Synopsys Inc

Bengaluru, India5 yrs 4 mos exp
Digital Circuit DesignFunctional VerificationPCIeVery-Large-Scale Integration (VLSI)
Amol Bharat Ranadivé

Amol Bharat Ranadivé

Engineering Specialist - VLSI/FPGA, Robotics and IoT solutions

at eSiCompute India Pvt Ltd (formerly ESciComp)

Pune, India17 yrs exp
FPGAEmbedded Systems
Amit Kumar

Amit Kumar

Senior Member of Technical Staff

at Siemens EDA (Siemens Digital Industries Software)

Sitamarhi, India3 yrs 9 mos exp
FPGACXL
Udit Kumar

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 7 mos exp
ASICFunctional Verification