Rajendraprasad Nagula

Software Engineer

Hyderabad, Telangana, India0 mo experience

Key Highlights

  • Experienced in Physical Design Engineering at AMD.
  • Proficient in ASIC and Floorplanning techniques.
  • Strong background in Linux and engineering methodologies.
Stackforce AI infers this person is a Physical Design Engineer specializing in ASIC development within the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Physical DesignApplication-specific Integrated Circuits (asic)

Other Skills

FloorplanningLinuxPNRTCLTiming ClosureEngineering

Experience

0 mo
Total Experience
--
Average Tenure
--
Current Experience

Amd

Physical Design Engineer

Aug 2025 – Present · 8 mos · Hyderabad, Telangana, India · On-site

Physical Design

Sumedha institute of technology

Physical Design Engineer

Nov 2022 – Present · 3 yrs 5 mos · On-site

Application-Specific Integrated Circuits (ASIC)Floorplanning

Education

Master's swami vivekananda concept school

State board of secondary education

Jun 2017 – Sep 2020

VNR Vignana Jyothi Institute of Engineering and Technology (VNRVJIET)

Bachelor's degree — Electronic and instrumentation engineering

Jun 2017 – Sep 2020

Stackforce found 100+ more professionals with Physical Design & Application-specific Integrated Circuits (asic)

Explore similar profiles based on matching skills and experience

Shivam Mahajan

Shivam Mahajan

STA Engineer

at Intel Corporation

Latur, India4 yrs 7 mos exp
STATiming Closure
Janak Patel

Janak Patel

Design Verification Engineer

at Amazon Web Services (AWS)

Milpitas, United States15 yrs 4 mos exp
Functional VerificationSoC
Pritender Singh

Pritender Singh

Principal Design Engineer

at TSMC

Kanata, Canada17 yrs 4 mos exp
ASICEmbedded SystemsVLSI
Vrinda Garg

Vrinda Garg

Formal verification engineer

at NVIDIA

New Delhi, India4 yrs 2 mos exp
Bhilwan Reddy

Bhilwan Reddy

Senior Staff Engineer

at Qualcomm

Hyderabad, India14 yrs 10 mos exp
VLSIASIC
Nivethitha A

Nivethitha A

Senior Engineer

at Synopsys Inc

Bengaluru, India5 yrs exp
VerilogFloorplanningField-Programmable Gate Arrays (FPGA)
Gutlapalli Swaroopa

Gutlapalli Swaroopa

SOC Design Verification Engineer

at Intel Corporation

India2 yrs 9 mos exp
SystemVerilogUniversal Verification Methodology (UVM)Embedded Systems
Manish Trivedi

Manish Trivedi

Department Manager

at MediaTek

Bengaluru, India19 yrs 8 mos exp
SRAMASIC