Sujay Jain

Software Engineer

Bengaluru, Karnataka, India3 yrs 7 mos experience
Highly Stable

Key Highlights

  • Expertise in DFT and ASIC design.
  • Proficient in Gate Level Simulation and ATPG.
  • Strong background in System on a Chip development.
Stackforce AI infers this person is a DFT Engineer specializing in ASIC design within the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

DftApplication-specific Integrated Circuits (asic)

Other Skills

System on a Chip (SoC)VCSGate Level SimulationAutomatic Test Pattern Generation (ATPG)

Experience

3 yrs 7 mos
Total Experience
3 yrs 7 mos
Average Tenure
3 yrs 7 mos
Current Experience

Mediatek

2 roles

Senior DFT Engineer

Sep 2022 – Present · 3 yrs 7 mos

System on a Chip (SoC)VCSGate Level SimulationAutomatic Test Pattern Generation (ATPG)Application-Specific Integrated Circuits (ASIC)DFT

DFT Engineer

Sep 2022 – Present · 3 yrs 7 mos

System on a Chip (SoC)VCSGate Level SimulationAutomatic Test Pattern Generation (ATPG)Application-Specific Integrated Circuits (ASIC)DFT

Education

BNM Institute Of Technology

Bachelors of engineering — Electronics and Communication Engineering

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Dft & Application-specific Integrated Circuits (asic)

Explore similar profiles based on matching skills and experience

Alugoju Anil kumar

Alugoju Anil kumar

System-on-Chip Design verification engineer

at Intel Corporation

Bengaluru, India5 yrs 9 mos exp
System on a Chip (SoC)Functional VerificationSystemVerilogUniversal Verification Methodology (UVM)
Nivethitha A

Nivethitha A

Senior Engineer

at Synopsys Inc

Bengaluru, India5 yrs exp
VerilogFloorplanningField-Programmable Gate Arrays (FPGA)
Poornima H R

Poornima H R

Senior Engineer

at MediaTek

Bengaluru, India3 yrs 9 mos exp
Automatic Test Pattern Generation (ATPG)BIST
AM

Ajesh M P

Automation Engineer

at TESSMOTECH PRIVATE LIMITED

Ernakulam, India9 yrs 10 mos exp
Pradeep Bhat

Pradeep Bhat

Design Engineer

at Arm

Bengaluru, India5 yrs 8 mos exp
MicroarchitectureSystem on a Chip (SoC)DebuggingProgramming
RAJISHA E.R

RAJISHA E.R

DFT Engineer

at Intel Corporation

Bengaluru, India15 yrs exp
Automatic Test EquipmentDebuggingSimulationsLogic BISTBoundary Scan
Srinu Reddy

Srinu Reddy

SoC Design Engineer

at Intel Corporation

Bengaluru, India8 yrs 6 mos exp
Timing Closure
Sai Karthik Madabhushi

Sai Karthik Madabhushi

Principal Applications Engineer

at Synopsys Inc

Wembley, United Kingdom22 yrs 8 mos exp
Formal VerificationPre-salesAssertion Based VerificationRTL Design