Madhavika Agarwal

Software Engineer

Bengaluru, Karnataka, India5 yrs 9 mos experience
Highly Stable

Key Highlights

  • Expert in ASIC and VLSI design.
  • Proficient in digital logic design and FPGA.
  • Strong background in scripting and Linux environments.
Stackforce AI infers this person is a VLSI and ASIC design specialist with strong technical capabilities.

Contact

LinkedIn

Skills

Core Skills

Application-specific Integrated Circuits (asic)Very-large-scale Integration (vlsi)

Other Skills

Verilogdigital logic designField-Programmable Gate Arrays (FPGA)Shell ScriptingScriptingPerlLinuxXilinx ISEDigital IC DesignLow power vlsi

Experience

5 yrs 9 mos
Total Experience
5 yrs 9 mos
Average Tenure
5 yrs 9 mos
Current Experience

Mediatek

3 roles

Staff Engineer

Promoted

Jun 2024 – Present · 1 yr 10 mos

Application-Specific Integrated Circuits (ASIC)Verilogdigital logic designField-Programmable Gate Arrays (FPGA)Shell ScriptingVery-Large-Scale Integration (VLSI)+6

Senior Engineer

Jul 2020 – Jul 2024 · 4 yrs

Technical Intern

Jul 2019 – Jun 2020 · 11 mos

Education

Remote Customer Service Jobs

Master of Technology - MTech — Vlsi design

Jan 2018 – Jan 2020

Stackforce found 100+ more professionals with Application-specific Integrated Circuits (asic) & Very-large-scale Integration (vlsi)

Explore similar profiles based on matching skills and experience

Vivek Gupta

Vivek Gupta

Sr. Manager DV

at NVIDIA

Bengaluru, India18 yrs 9 mos exp
Janak Patel

Janak Patel

Design Verification Engineer

at Amazon Web Services (AWS)

Milpitas, United States15 yrs 4 mos exp
Functional VerificationSoC
Pritender Singh

Pritender Singh

Principal Design Engineer

at TSMC

Kanata, Canada17 yrs 4 mos exp
ASICEmbedded SystemsVLSI
Ravinjay Tiwari

Ravinjay Tiwari

Technical Lead

at eInfochips (An Arrow Company)

Ahmedabad, India11 yrs 3 mos exp
Vrinda Garg

Vrinda Garg

Formal verification engineer

at NVIDIA

New Delhi, India4 yrs 2 mos exp
Dhrumil Chag

Dhrumil Chag

VLSI DV Engineer-II

at Alphawave Semi

Rajkot, India5 yrs 2 mos exp
Bhilwan Reddy

Bhilwan Reddy

Senior Staff Engineer

at Qualcomm

Hyderabad, India14 yrs 10 mos exp
VLSIASIC
Rakesh Siddhartha Nagineni

Rakesh Siddhartha Nagineni

Power Performance Area Design Engineer

at Intel Corporation

Hyderabad, India10 yrs 1 mo exp
Static Timing AnalysisLow-power DesignEDAPhysical Design