Vipul Kumar

Software Engineer

Noida, Uttar Pradesh, India7 yrs 10 mos experience

Highly Stable

Key Highlights

Expertise in Physical Design and SoC development.
Proficient in TCL and icc2 for design automation.
Experience with leading semiconductor companies.

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in Physical Design and SoC architecture.

Contact

Skills

Core Skills

Physical DesignSystem On A Chip (soc)

Other Skills

TCLicc2Physical VerificationFusion compilerPerlShell ScriptingcalibreICWBResearchElectronicsIntelIcv

Experience

7 yrs 10 mos

Total Experience

3 yrs 9 mos

Average Tenure

3 mos

Current Experience

Amd

MTS Silicon Design Engineer

Jan 2026 – Present · 3 mos · Delhi, India · On-site

Synopsys inc

Executive Engineer

Feb 2024 – Jan 2026 · 1 yr 11 mos · Noida, Uttar Pradesh, India · Hybrid

Physical Design Engineer

Intel corporation

SoC Design Engineer

Jun 2018 – Feb 2024 · 5 yrs 8 mos · Bengaluru, Karnataka, India

TCLicc2Physical DesignSystem on a Chip (SoC)

Education

Indian Institute of Technology Jodhpur

M. Tech

Jan 2016 – Jan 2018

MIZORAM UNIVERSITY

Jan 2011 – Jan 2015

Stackforce found 100+ more professionals with Physical Design & System On A Chip (soc)

Explore similar profiles based on matching skills and experience

Shubhankar Das

Lead Engineer

at Qualcomm

Faridabad, India10 yrs 1 mo exp

Pritender Singh

Principal Design Engineer

at TSMC

Kanata, Canada17 yrs 4 mos exp

ASICEmbedded SystemsVLSI

mahaboob patan

Principal Engineer

at Intel Corporation

Bengaluru, India17 yrs 9 mos exp

Full Chip IntegrationLayout Design

DEEPU JOSE

Principal Physical Design Engineer

at Allegro MicroSystems

Edinburgh, United Kingdom12 yrs 9 mos exp

Nivethitha A

Senior Engineer

at Synopsys Inc

Bengaluru, India5 yrs exp

VerilogFloorplanningField-Programmable Gate Arrays (FPGA)

Gaurav Goyal

Technical Director

at NXP Semiconductors

Bengaluru, India17 yrs 8 mos exp

Haripriya K R

ASIC Engineer

at NVIDIA

Ananthapuramu, India5 yrs 7 mos exp

Application-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)Low Power ChecksLayout Verification

Abhishek Jain

Senior Staff Manager

at Qualcomm

Delhi, India23 yrs 4 mos exp

Functional VerificationUVMEthernetTestbench DevelopmentValidation