V

Vinayak Halemani

Software Engineer

Bengaluru, Karnataka, India14 yrs 10 mos experience
Highly Stable

Key Highlights

  • Experienced ASIC Engineer with expertise in Digital Hardware Design.
  • Proficient in multiple verification methodologies and programming languages.
  • Strong background in system-level design and verification.
Stackforce AI infers this person is a specialized ASIC Engineer in the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

AsicDigital Hardware Design

Other Skills

SystemVerilogVerilogUVMOpen Verification MethodologyPerlC++CDigital ElectronicsUnix Shell ScriptingSystemC

Experience

14 yrs 10 mos
Total Experience
4 yrs 1 mo
Average Tenure
2 yrs 6 mos
Current Experience

Meta

ASIC Engineer

Oct 2023 – Present · 2 yrs 6 mos · Bengaluru, Karnataka, India · Hybrid

SystemVerilogVerilogUVMOpen Verification MethodologyPerlC+++6

Broadcom limited

Staff Engineer IC design

Jul 2017 – Oct 2023 · 6 yrs 3 mos

Synapse design automation inc.

Senior Engineer

Nov 2014 – Jun 2017 · 2 yrs 7 mos · Greater Bengaluru Area

Wipro technologies

ASIC Design - Verification Engineer

May 2011 – Nov 2014 · 3 yrs 6 mos · Pune

  • IP/ASIC/SOC Design/verification

Education

Visvesvaraya Technological University

Jan 2006 – Jan 2010

Stackforce found 100+ more professionals with Asic & Digital Hardware Design

Explore similar profiles based on matching skills and experience

Paresh Kurdekar

Paresh Kurdekar

Teaching Assistant

at UC San Diego

La Jolla Shores, United States3 yrs 2 mos exp
RTL DesignComputer ArchitectureASIC DesignVerificationCircuit Design
Nilesh Pathrabe

Nilesh Pathrabe

Accumulated Expertise

at Career-Wide Experience

Nagpur, India0 mo exp
Vadlamudi Karthikeya

Vadlamudi Karthikeya

Hardware Intern

at MediaTek

Bengaluru, India0 mo exp
Ajinkya Bagmar

Ajinkya Bagmar

Assistant Manager | Control Tower - Flipkart Minutes

at Flipkart

Bengaluru, India1 yr 9 mos exp
Business StrategyData AnalyticsData VisualizationDigital DesignEmbedded Systems
Rakesh Siddhartha Nagineni

Rakesh Siddhartha Nagineni

Power Performance Area Design Engineer

at Intel Corporation

Hyderabad, India10 yrs 1 mo exp
Static Timing AnalysisLow-power DesignEDAPhysical Design
Ashish K.

Ashish K.

Vice President

at NVIDIA

Santa Clara, United States27 yrs 4 mos exp
HardwareEngineering
Parvathy Nair

Parvathy Nair

Associate US Account Manager

at CHIPSOL PRIVATE LIMITED

Bengaluru, India9 yrs 3 mos exp
RTL DesignVerification
Pradeep Agarwal

Pradeep Agarwal

Chief Technology Officer

at Qbit Labs Private Limited

South Delhi, India17 yrs 5 mos exp
Pspice