Katasani venkata bypi reddy

Software Engineer

Bengaluru, Karnataka, India7 yrs 6 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expertise in advanced physical design for cutting-edge technologies.
  • Proven experience in VLSI and digital electronics.
  • Strong background in software testing and development methodologies.
Stackforce AI infers this person is a VLSI Physical Design Engineer with a focus on advanced semiconductor technologies.

Contact

LinkedIn

Skills

Core Skills

Physical DesignVery-large-scale Integration (vlsi)

Other Skills

Clock Tree SynthesisPowerplanPlace & RoutePoweEmsignalEmLECCLPMUSEcongestionLVSPVDRCIRDigital ElectronicsStatic Timing Analysis

About

Actively looking for Physical design engineer role. worked in lower technologies 3nm, 4nm,6nm.

Experience

7 yrs 6 mos
Total Experience
2 yrs 6 mos
Average Tenure
3 yrs 8 mos
Current Experience

Mediatek

Senior Physical Design Engineer

Sep 2022 – Present · 3 yrs 8 mos · Bengaluru, Karnataka, India · On-site

  • working as a senior physical design Engineer at Mediatek
Clock Tree SynthesisPowerplanPhysical DesignVery-Large-Scale Integration (VLSI)

Areteans

Consultant

Nov 2021 – May 2022 · 6 mos · Hyderabad, Telangana, India · On-site

Capgemini

Senior Software Engineer

Jun 2018 – Oct 2021 · 3 yrs 4 mos · Greater Bengaluru Area · On-site

Education

Sathyabama University

Jan 2014 – Jan 2018

Chipedge Technologies

VLSI BACKEND — Physical design

Jan 2022 – May 2022

Sri Chaitanya boys junior college

Inter

Jun 2012 – Jun 2014

Stackforce found 100+ more professionals with Physical Design & Very-large-scale Integration (vlsi)

Explore similar profiles based on matching skills and experience

himaja somesula

himaja somesula

Manager 1, ASIC PHYSICAL DESIGN ENGINEER

at Synopsys Inc

Bengaluru, India10 yrs 8 mos exp
Pankaj Verma

Pankaj Verma

Design Verification Lead

at Accenture

Bengaluru, India25 yrs 3 mos exp
Functional Verification
Jyothi Leelavathi

Jyothi Leelavathi

Senior Engineer

at Qualcomm

Bengaluru, India8 yrs 11 mos exp
Static Timing AnalysisLogic Synthesis
SP

Sravanthi Pedireddi

Technical Lead

at HCLTech

Bengaluru, India8 yrs 3 mos exp
SoC DesignASIC Design
Nagateja Gunda

Nagateja Gunda

Lead Engineer

at HCLTech

India2 yrs 8 mos exp
Physical Design
LV

Lavanya V

Accumulated Expertise

at Career-Wide Experience

India0 mo exp
Janak Patel

Janak Patel

Design Verification Engineer

at Amazon Web Services (AWS)

Milpitas, United States15 yrs 5 mos exp
Functional VerificationSoC
Pritender Singh

Pritender Singh

Principal Design Engineer

at TSMC

Kanata, Canada17 yrs 5 mos exp
ASICEmbedded SystemsVLSI