Lavanya V

CEO

Andhra Pradesh, India0 mo experience

Key Highlights

Expert in Physical Design Engineering.
Proficient with Synopsys and Cadence tools.
Strong foundation in VLSI methodologies.

Stackforce AI infers this person is a VLSI Physical Design Engineer with expertise in semiconductor tools.

Contact

Skills

Other Skills

SynthesisStatic Timing AnalysisSynopsys PrimetimeCadence VirtuosoPhysical DesignLinuxPrimetimeSynopsys toolsCadence SoftwareVery-Large-Scale Integration (VLSI)

About

Physical Design

Education

JNTU Anantapur

B.Tech

Oct 2014 – Aug 2017

Stackforce found 100+ more professionals with Synthesis & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Ritika ..

Staff Engineer

at Qualcomm

Delhi, India15 yrs 5 mos exp

Physical DesignTiming Closure

Vadlamudi Sai Krishna

SoC Design Engineer

at Intel Corporation

Bengaluru, India8 yrs 3 mos exp

Physical DesignApplication-Specific Integrated Circuits (ASIC)

Neha Agarwal

Senior Engineer

at MediaTek

Bengaluru, India9 yrs 10 mos exp

Physical DesignCongestion ResolutionVLSI

Anirudh S

Physical Design Engineer

at MediaTek

Bengaluru, India4 yrs 7 mos exp

Physical DesignVery-Large-Scale Integration (VLSI)

Vidhu Joshi

Senior Member of Technical Staff

at AMD

Bengaluru, India12 yrs 5 mos exp

Formal VerificationImplementation MethodologyPower AnalysisPower managementRTL power analysis

Naseem Ansari

Principal Engineer/Manager

at Qualcomm

Bengaluru, India20 yrs 4 mos exp

ASICVLSIFPGA

Suhina Pal

ASIC Design Verification Engineer

at Google

Bengaluru, India9 yrs 2 mos exp

Functional VerificationSystemVerilog

Smridhi Seth

Camera Design Verification Engineer

at Qualcomm

United States0 mo exp