S Sudhakar Tipparaju

Software Engineer

Bengaluru, Karnataka, India24 yrs 2 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • 17+ years of experience in Verification.
  • Expertise in 5G NR and RISC processor verification.
  • Certified SCRUM master with strong technical skills.
Stackforce AI infers this person is a Telecommunications and Semiconductor verification expert with extensive experience in SOC and formal verification.

Contact

Skills

Core Skills

Soc VerificationFormal Verification

Other Skills

5G NRRISC ProcessorsVerilogsystem verilogOVMCC++SystemCVisual Studiostatic formal verificationEquivalence CheckingGate Level SimulationSoCOpen Verification MethodologyFunctional Verification

About

I have worked on a variety of horizontals and verticals. Verticals include IP/SOC RTL verification and formal verification. Horizontal experience includes virtual prototyping, co-simulation, and silicon bring-up 17+ years in experience in Verification 4+ years experience in VPI modelling, virtual prototyping and co-simulation Technical: 5G NR, video processing, network security, chip card security, RISC Processors Peripheral verification in ARM-based SOCs Experience with System Verilog, UVM, and SVA Gate-level simulations, ATE pattern generation, and equivalency checking [LEC]. Experience of VPI/DPI modelling. Unit-level RTL verification static formal verification using JasperGold, Onespin Experience with PCI, AXI, AHB, APB & H.264 protocols. Experience in virtual prototyping RTL and systemC co-simulation. Hands on with reference boards [Raspberry Pi, Arduino]. Process: Certified SCRUM master from Scrum Alliance Familiar with Continuous integration

Experience

24 yrs 2 mos
Total Experience
4 yrs 10 mos
Average Tenure
11 yrs 3 mos
Current Experience

Mediatek

Principal Engineer

Feb 2015Present · 11 yrs 2 mos · Bangalore · On-site

  • 5G NR modem uplink verification , RISC based processor verification
5G NRRISC ProcessorsSOC verificationFormal Verification

Infineon technologies,bangalore

Senior Design Engineer -I

Sep 2007Jan 2015 · 7 yrs 4 mos · Bangalore

Conexant systems pvt lt,hyderabad

Sr design engineer

Nov 2005Sep 2007 · 1 yr 10 mos

Qualcore logic

ASIC Engineer

Dec 2003Nov 2005 · 1 yr 11 mos · Hyderabad Area, India

Iplay networks india pvt ltd

Design and Development Engineer

Apr 2001Feb 2003 · 1 yr 10 mos · Hyderabad Area, India

Education

Jawaharlal Nehru Technological University

M.Tech — Digital systems & computer electronics

Jan 2003Jan 2005

RVR&JC college of engineering

B.TECH — Electronics and communication engineering

Jan 1995Jan 1999

Stackforce found 100+ more professionals with Soc Verification & Formal Verification

Explore similar profiles based on matching skills and experience