Ashutosh Bilthare

Software Engineer

Bengaluru, Karnataka, India5 yrs 8 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Senior Silicon Design Engineer at AMD with extensive VLSI experience.
  • Strong academic background with a CGPA of 9.23 from IIT Hyderabad.
  • Hands-on experience in Electrical Machines design and testing.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in VLSI and embedded systems.

Contact

LinkedIn

Skills

Other Skills

SystemVerilogC (Programming Language)VerilogMATLABEmbedded SystemsPython (Programming Language)Analog Circuit DesignDigital IC DesignInternet of Things (IoT)Xilinx VivadoMicrosoft OfficeProblem SolvingVery-Large-Scale Integration (VLSI)LTSpiceMicrocontrollers

Experience

5 yrs 8 mos
Total Experience
2 yrs 2 mos
Average Tenure
3 yrs 9 mos
Current Experience

Amd

2 roles

Senior Silicon Design Engineer

Promoted

Dec 2024 – Present · 1 yr 4 mos · Bengaluru, Karnataka, India

Silicon Design Engineer 2

Jun 2022 – Nov 2024 · 2 yrs 5 mos · Bengaluru, Karnataka, India

Office of career services, iit hyderabad

Placement Coordinator

May 2021 – Apr 2022 · 11 mos · Hyderabad, Telangana, India

Indian institute of technology, hyderabad

Mtech- Teaching Assistant

Jul 2020 – Jun 2022 · 1 yr 11 mos · Hyderabad, Telangana, India

  • CGPA: 9.23/10

Bharat heavy electricals limited

Project Trainee

May 2018 – Jun 2018 · 1 mo · Bhopal, Madhya Pradesh, India

  • Industrial training from BHEL Bhopal where I learned about designing and testing of Electrical Machines and made enhance report on Power Transformers.

Education

Indian Institute of Technology Hyderabad

Master of Technology - MTech — Integrated sensor systems

Jan 2020 – Jan 2022

University Institute of Technology, RGPV

Bachelor of Engineering - BE — Electrical and Electronics Engineering

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with SystemVerilog & C (Programming Language)

Explore similar profiles based on matching skills and experience

Vineet Jain

Vineet Jain

Senior Application Engineer

at Synopsys Inc

Jaipur, India5 yrs 8 mos exp
Embedded Systems
Tushank Gupta

Tushank Gupta

FPGA Engineer

at Mathisys

Kanpur Nagar, India3 yrs 6 mos exp
Field-Programmable Gate Arrays (FPGA)
Utsav Tanna

Utsav Tanna

Senior Verification Engineer

at Mirafra Technologies

Ahmedabad, India6 yrs 3 mos exp
Nandini Lingolu

Nandini Lingolu

SOC DESIGN VERIFICATION ENGINEER

at Intel Corporation

Bengaluru, India6 yrs 1 mo exp
Digital ElectronicsUniversal Verification Methodology (UVM)
Prameeth H

Prameeth H

Senior Design Verification Engineer

at Analog Devices

Bengaluru, India4 yrs 9 mos exp
Functional Verification
Krishnakanth Suroju

Krishnakanth Suroju

Product Development Engineer

at Intel Corporation

Karnataka, India5 yrs 9 mos exp
Data AnalyticsVLSI
Abhishek Tendolkar

Abhishek Tendolkar

Staff Engineer

at MediaTek

Bengaluru, India7 yrs 1 mo exp
RTL VerificationVery-Large-Scale Integration (VLSI)
Ayush Kumar

Ayush Kumar

Senior SoC DV Engineer

at Qualcomm

Bengaluru, India4 yrs 9 mos exp
Ethernet ProtocolVerification IP