Anurag Choudhury

Software Engineer

Bengaluru, Karnataka, India7 yrs 3 mos experience

Highly Stable

Key Highlights

Expert in ASIC design and RTL coding.
Strong background in digital design and microarchitecture.
Proficient in multiple programming languages including C and Python.

Stackforce AI infers this person is a skilled ASIC and digital design engineer with expertise in software development.

Contact

Skills

Core Skills

AsicRtl DesignDigital DesignSoftware Development

Other Skills

RTL CodingMicroarchitecturePerlCC++FIFOAPBPython (Programming Language)FPGA prototypingUnified Power Format (UPF)SimulinkDigital FiltersCDCLintAMBA AHB

Experience

7 yrs 3 mos

Total Experience

3 yrs 2 mos

Average Tenure

10 mos

Current Experience

Texas instruments india

2 roles

Senior Digital Design Engineer

Feb 2025 – Jun 2025 · 4 mos · Bengaluru, Karnataka, India

RTL CodingPerlRTL DesignDigital Design

Digital Design Engineer

Jul 2020 – Feb 2025 · 4 yrs 7 mos · Bengaluru, Karnataka, India

RTL CodingPerlRTL DesignDigital Design

Infosys

System Engineer

Jul 2015 – Jan 2017 · 1 yr 6 mos · Greater Hyderabad Area

Worked as an android developer at Infosys.

CC++Software Development

Education

Indian Institute of Technology, Bombay

Master of Technology - MTech — Microelectronics

Jan 2018 – Jan 2020

Maharashtra Institute of Technology

Bachelor of Engineering (B.E.) — Electronics and Communications Engineering

Jan 2011 – Jan 2015

Stackforce found 100+ more professionals with Asic & Rtl Design

Explore similar profiles based on matching skills and experience

Ankur Vaish

Design Verification Manager, Security

at Google

Bengaluru, India16 yrs exp

Design VerificationDevice Driver DevelopmentPCIe Protocol VerificationSystem Level VerificationTeam Leadership

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 7 mos exp

ASICFunctional Verification

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 4 mos exp

Field-Programmable Gate Arrays (FPGA)Verilog

Ullattil Shiju

Department Manager, WCT DV2 Team

at MediaTek

Bengaluru, India23 yrs 2 mos exp

Functional VerificationSoC

Pradeep Bhat

Design Engineer

at Arm

Bengaluru, India5 yrs 8 mos exp

MicroarchitectureSystem on a Chip (SoC)DebuggingProgramming

Nitin Gupta

Senior Design Verification Engineer

at Renesas Electronics

United Kingdom12 yrs 5 mos exp

Mitali Jain

Director of Engineering

at Intel Corporation

Bengaluru, India17 yrs 10 mos exp

Devendra Tawari

Sr Director, Engineering at Intel Corporation