Bhagyashree R

DevOps Engineer

Karnataka, India7 yrs 7 mos experience
Highly Stable

Key Highlights

  • Experienced EMIR Engineer with a focus on low-power design.
  • Proficient in physical design and verification tools.
  • Strong academic background in VLSI and Electronics.
Stackforce AI infers this person is a VLSI Engineer with expertise in EMIR and low-power design.

Contact

LinkedIn

Skills

Core Skills

Emir

Other Skills

Low-power DesignRDLHierarchical Physical Design FlowPhysical verification (DRC)PDNInnovusSynopsys toolsDigital Electronics

Experience

7 yrs 7 mos
Total Experience
3 yrs 10 mos
Average Tenure
3 yrs 9 mos
Current Experience

Mediatek

PDN Engineer/EMIR

Dec 2022 – Present · 3 yrs 4 mos · Bangalore

EMIRLow-power Design

Leadsoc technologies pvt ltd

PDN Engineer @ LeadSoc

Jul 2022 – Present · 3 yrs 9 mos · Bengaluru, Karnataka, India

Vdrit engg clg

Asst Prof

Jul 2014 – May 2018 · 3 yrs 10 mos · India

Education

Visvesvaraya Technological University

Master of Technology - MTech — VLSI

Sep 2012 – Jul 2014

NIE Institute of Technology, MYSORE

Electronics and Communication

Jan 2008 – Jan 2012

Stackforce found 16 more professionals with Emir

Explore similar profiles based on matching skills and experience

Aishwarya K M

Aishwarya K M

Senior Engineer

at MediaTek

Bengaluru, India3 yrs 9 mos exp
Compiler coding
Ishu Shukla

Ishu Shukla

Senior Physical Design Engineer

at eInfochips (An Arrow Company)

Noida, India5 yrs 3 mos exp
DK

Dilip Kashyap

Power Integrity Lead

at Intel Corporation

Bengaluru, India12 yrs 1 mo exp
Power IntegritySignal IntegrityGigabit Ethernet
MC

Mukti Chaturvedi

Senior Finance Associate

at KASH CLOUD KPO

Mathura, India4 yrs 2 mos exp
AJ

Amit Jangra

Manager Application Engineering

at Ansys

Noida, India10 yrs 5 mos exp
Team ManagementPower IntegrityPython scriptingProduct Engineering
GOKUL MOHAN

GOKUL MOHAN

Senior Lead Engineer

at Qualcomm

Bengaluru, India11 yrs 11 mos exp
Static Timing AnalysisMemory DesignTiming ClosurePower AnalysisCharacterization
VR

Vijaya R.

SoC Design Engineer

at Intel Tech. India Private Limited,Bangalore

Bengaluru, India16 yrs 9 mos exp
ASIC DesignDesign EngineeringIC DesignMixed Signal DesignPDN Analysis
Nilesh Agrawal

Nilesh Agrawal

Vice President

at Citi

Pune, India18 yrs 2 mos exp
CVA CalculationEquity DerivativeLow LatencyMarket Risk SystemsMicroservices Architecture