Kanchan Saini

Software Engineer

Hamirpur, Himachal Pradesh, India2 yrs 9 mos experience
Highly Stable

Key Highlights

  • Experienced SoC Design Engineer at Intel Corporation
  • Strong foundation in EDA tools and Verilog
  • MTech in VLSI enhances technical expertise
Stackforce AI infers this person is a VLSI design engineer with expertise in EDA tools.

Contact

LinkedIn

Skills

Core Skills

Soc Design

Other Skills

EDAVerilog

Experience

2 yrs 9 mos
Total Experience
2 yrs 9 mos
Average Tenure
2 yrs 9 mos
Current Experience

Intel corporation

2 roles

SoC Design Engineer

Jun 2024 – Present · 1 yr 10 mos · Bengaluru, Karnataka, India

EDAVerilogSoC Design

Intern

Jul 2023 – Jun 2024 · 11 mos · Bengaluru, Karnataka, India

EDA

Education

National Institute of Technology Hamirpur-Alumni

Jan 2023 – Present

JNGEC Sundernagar

Bachelor of Technology

Stackforce found 32 more professionals with Soc Design

Explore similar profiles based on matching skills and experience

SP

Sravanthi Pedireddi

Technical Lead

at HCLTech

Bengaluru, India8 yrs 2 mos exp
SoC DesignASIC Design
Archana Krishnamurthy

Archana Krishnamurthy

Senior Technical Lead

at Intel Corporation

Bengaluru, India18 yrs 3 mos exp
Clock DistributionStatic Timing AnalysisTechnical LeadershipCircuit Design
Alok Kumar

Alok Kumar

SoC Design Engineer

at Intel Corporation

Bengaluru, India14 yrs 9 mos exp
Static Timing AnalysisSoCLogic SynthesisRTL Design
ST

Syed Thameem

Senior Director of Engineering

at Intel Corporation

Bengaluru, India25 yrs exp
High Performance Computing (HPC)Engineering Management
Baranidharan Sivapatham

Baranidharan Sivapatham

Vice President : FPGA

at Barclays

Singapore, Singapore20 yrs 8 mos exp
ASICFPGASRESoCTrading Platforms
Sanjay Gupta

Sanjay Gupta

Chief Development Officer & India Country Head

at L&T Semiconductor Technologies

South Delhi, India28 yrs 9 mos exp
SemiconductorsEngineering ManagementR&DAutomotiveProduct Development
SA

Sundeep Agarwal

Associate Director Digital IP

at L&T Semiconductor Technologies

Hyderabad, India17 yrs 3 mos exp
ArchitectureRTL DesignTeam ManagementField-Programmable Gate Arrays (FPGA)Modelling
ND

Neeraja Danthuri,PMP®

Technical Program Manager (Silicon Program Manager - SOC Design, DFT, Val, SD)

at Intel Corporation

Hyderabad, India19 yrs 6 mos exp
Program ManagementRequirements managementAndroid developmentTeam building