SHWETHA RS

Software Engineer

Bengaluru, Karnataka, India6 yrs 10 mos experience
Highly Stable

Key Highlights

  • 5+ years of experience in VLSI design.
  • Expertise in Synthesis, PNR, LEC, and sign-off STA.
  • Strong background in Low-power Design and Static Timing Analysis.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in semiconductor technology.

Contact

LinkedIn

Skills

Core Skills

Logic SynthesisStatic Timing Analysis

Other Skills

Low-power DesignPerl AutomationSynopsys PrimetimeRTL CodingSystemVerilogPhysical Design

About

5+ years of experience in VLSI design. Taking care of Synthesis , PNR, LEC and sign-off STA.

Experience

6 yrs 10 mos
Total Experience
6 yrs 10 mos
Average Tenure
6 yrs 10 mos
Current Experience

Intel corporation

2 roles

System-on-Chip Design Engineer

Jun 2019 – Present · 6 yrs 10 mos · Karnataka, India

Logic SynthesisStatic Timing AnalysisLow-power DesignPerl AutomationSynopsys PrimetimeRTL Coding+2

Graduate Technical Intern

Jul 2018 – May 2019 · 10 mos · Karnataka, India

Education

Vellore Institute of Technology

M.tech — VLSI

Jan 2017 – Jan 2019

KS Institute Of Technology

Bachelor of Engineering - BE — Electronics and Communication

Jan 2013 – Jan 2017

Stackforce found 100+ more professionals with Logic Synthesis & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Hema Lakshmi Singana

Hema Lakshmi Singana

Synthesis Engineer

at MediaTek

Bengaluru, India5 yrs 4 mos exp
Physical DesignSynthesis
Vikas Verma

Vikas Verma

Senior Staff Engineer

at MediaTek

Bengaluru, India13 yrs 5 mos exp
VLSISoCPhysical DesignTiming Closure
Himanshu Gupta

Himanshu Gupta

Digital Design Engineer

at Intel Corporation

Lucknow, India1 yr 9 mos exp
Digital Circuit DesignVLSI
NK

Nikhil Khandelwal

Principal Engineer

at Arm

Noida, India15 yrs 6 mos exp
ASICPhysical Design
Atul Mukkawar

Atul Mukkawar

Lead Engineer

at Qualcomm

India9 yrs 7 mos exp
Very-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)
Dimple Lalwani

Dimple Lalwani

ASIC Design Engineer

at Meta

Bengaluru, India18 yrs 5 mos exp
SoCASIC
vikas agrawal

vikas agrawal

Asic Engineer Emulation

at Meta

Bengaluru, India19 yrs 4 mos exp
ASICFunctional Verification
AG

ANKITA GHOSH

Physical Design Engineer

at Intel

Bengaluru, India11 yrs 5 mos exp
Physical DesignFull Chip Design Planning and PnR