Shweta Patel

Software Engineer

Bengaluru, Karnataka, India6 yrs 6 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Low-power Design and Optimization Techniques.
  • Strong background in Analog Circuit Design and VLSI.
  • Proficient in various design tools and methodologies.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in VLSI and Analog Circuit Design.

Contact

LinkedIn

Skills

Core Skills

Low-power DesignOptimization TechniquesAnalog Circuit DesignVery-large-scale Integration (vlsi)

Other Skills

Physical DesignLECTransistorsDFTTCLPower AnalysisSystem on a Chip (SoC)TimingProblem SolvingDigital DesignsApplication-Specific Integrated Circuits (ASIC)Logic SynthesisDebuggingCadence VirtuosoXilinx Vivado

Experience

6 yrs 6 mos
Total Experience
3 yrs 5 mos
Average Tenure
5 yrs 5 mos
Current Experience

Mediatek

Senior Design Engineer

Jul 2022 – Present · 3 yrs 9 mos

Low-power DesignOptimization Techniques

Bits pilani, hyderabad campus

ME Microelectronics

Nov 2020 – Present · 5 yrs 5 mos

Analog Circuit DesignVery-Large-Scale Integration (VLSI)

Greyb

Research Analyst

Jun 2019 – Jul 2020 · 1 yr 1 mo · Chandigarh, India

Education

Birla Institute of Technology and Science, Pilani

Master's degree — Electrical and Electronics Engineering

Jan 2020 – Jan 2022

Shri G S Institute of Technology & Science

Jan 2015 – Jan 2019

Jawahar Navodaya Vidyalaya - JNV

High School — 10th

Jan 2012 – Present

Jawahar Navodaya Vidyalaya - JNV

High School — 12th

Jan 2004 – Present

Stackforce found 100+ more professionals with Low-power Design & Optimization Techniques

Explore similar profiles based on matching skills and experience

SHRUTI PANDEY

SHRUTI PANDEY

Interim Engineering Intern

at Qualcomm

Indore, India1 yr 8 mos exp
T Hari Prakash

T Hari Prakash

Formal Verification Engineer (FVCTO)

at Intel Corporation

Bengaluru, India3 yrs 8 mos exp
Formal Connectivity verificationVery-Large-Scale Integration (VLSI)
Anantha Padmanabhan B M

Anantha Padmanabhan B M

Physical Design Intern

at Qualcomm

Thiruvananthapuram, India2 yrs 6 mos exp
Semiconductor Fabrication
Pankaj Dhingra

Pankaj Dhingra

Lead Application Engineer

at Cadence Design Systems

Delhi, India6 yrs 9 mos exp
Ankesh Jain

Ankesh Jain

Associate Editor

at IEEE Transactions on Circuits and Systems Part II: Express Briefs

Agra, India22 yrs 8 mos exp
Energy HarvestingPower management IC
Gokul M S

Gokul M S

Staff Engineer

at MediaTek

Bengaluru, India5 yrs 9 mos exp
RTL DesignDigital IC Design
Aditya Kumar Mishra

Aditya Kumar Mishra

Senior ASIC Engineer

at NVIDIA

Tiruchirappalli, India7 yrs 7 mos exp
ASICDigital Circuit DesignElectronics Hardware Design
Shreya Gupta

Shreya Gupta

Senior Design Verification Engineer - GPU

at Intel Corporation

Delhi, India4 yrs 9 mos exp
SystemVerilogFunctional CoverageComputer OrganizationArchitecture