Pankaj Dhingra

CEO

Delhi, India6 yrs 9 mos experience
Highly Stable

Key Highlights

  • Expert in VLSI Design and Mixed-Signal IC Design.
  • Proficient in RTL Coding and Logic Synthesis.
  • Strong background in Analog Circuit Design and Low-power Design.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in semiconductor technologies.

Contact

LinkedIn

Skills

Other Skills

Altera QuartusAnalog Circuit DesignCCMOSCMOS Analog DesignCadence VirtuosoCommunicationDigital Circuit DesignElectronicsGenusHydrophonesInnovusLogic SynthesisLow-power DesignMixed-Signal IC Design

Experience

Cadence design systems

Lead Application Engineer

Apr 2024 – Present · 1 yr 11 mos · Noida, Uttar Pradesh, India · On-site

Texas instruments

Digital Engineer

Jul 2019 – Apr 2024 · 4 yrs 9 mos · Greater Bengaluru Area

Education

Indian Institute of Technology, Bombay

Master of Technology (M.Tech.) — Electronic Systems

Jan 2016 – Jan 2019

Stackforce found 100+ more professionals with Altera Quartus & Analog Circuit Design

Explore similar profiles based on matching skills and experience

Aditya Tapase

Aditya Tapase

Senior GPU Verification Engineer

at NVIDIA

Mumbai, India6 yrs 5 mos exp
VLSIVerification
VR

Vijaya R.

SoC Design Engineer

at Intel Tech. India Private Limited,Bangalore

Bengaluru, India16 yrs 9 mos exp
ASIC DesignDesign EngineeringIC DesignMixed Signal DesignPDN Analysis
SHANTANU JAWALE

SHANTANU JAWALE

Member of Technical Staff

at AMD

Bengaluru, India11 yrs 1 mo exp
Adil Sadik

Adil Sadik

Engineer

at Apple

Orlando, United States13 yrs exp
Computer ArchitectureVLSI
Ayush Hurkat

Ayush Hurkat

Sr Solutions Engineer

at Cadence Design Systems

Jamnagar, India5 yrs 2 mos exp
Design VerificationVerification Environments
Aditya Rajagopal PhD

Aditya Rajagopal PhD

Co-Founder

at nCompass Technologies Inc.

New York City, United States7 yrs 7 mos exp
CNNCompilersEmbedded SystemsFPGAPerformance Optimization
NM

Nayan Mishra

Design Engineer

at Xilinx

Hyderabad, India9 yrs 1 mo exp
Very-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)Timing AnalysisAutomation
Raveendra Reddy

Raveendra Reddy

Senior Silicon Design Engineer

at AMD

Andhra Pradesh, India10 yrs exp
Application-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)