Shreya Gupta

Software Engineer

Delhi, India4 yrs 9 mos experience
Most Likely To Switch

Key Highlights

  • 3 years of experience in GPU verification.
  • Expert in SystemVerilog and UVM methodologies.
  • Strong communication and collaboration skills.
Stackforce AI infers this person is a VLSI Design Verification Engineer with a focus on GPU technologies.

Contact

Skills

Core Skills

SystemverilogFunctional CoverageComputer OrganizationArchitecture

Other Skills

Digital ElectronicsSystemVerilog AssertionScriptingAMBAI2CSerial Peripheral InterfaceUniversal Asynchronous Receiver/Transmitter (UART)Digital IC DesignVerilogLow-power DesignCPython (Programming Language)Very-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)Semiconductor Engineering

About

Design Verification Engineer with 3 years of experience in the VLSI domain, specializing in GPU verification. Currently at Intel, with prior experience at Qualcomm. Skilled in SystemVerilog, UVM, verification methodologies, Computer Architecture and Organization and AMBA protocols (AXI, AHB, APB). I hold an M.Tech in VLSI Design from Delhi Technological University (DTU). Alongside technical expertise, I bring strong communication skills, a positive work attitude, and the ability to collaborate effectively as a team player. I am also highly eager to learn and adapt to new technologies, continuously striving for both personal and organizational growth. I am now looking for opportunities and can be reached on my email id: shreyagupta093@gmail.com

Experience

4 yrs 9 mos
Total Experience
1 yr 7 mos
Average Tenure
1 yr 9 mos
Current Experience

Intel corporation

Senior Design Verification Engineer - GPU

Jul 2024Present · 1 yr 9 mos · Bengaluru, Karnataka, India · On-site

Functional CoverageSystemVerilog

Qualcomm

2 roles

Design Verification Engineer - GPU

May 2022Jun 2024 · 2 yrs 1 mo · Noida, Uttar Pradesh, India

Functional CoverageComputer OrganizationArchitecture

Interim Engineering Intern

Jan 2022May 2022 · 4 mos · Noida, Uttar Pradesh, India

Computer OrganizationArchitectureSystemVerilog

Delhi technological university (formerly dce)

Teaching Assistant

Jun 2021Jan 2022 · 7 mos · Delhi, India

Digital Electronics

Education

Delhi Technological University (Formerly DCE)

Master of Technology - MTech — VLSI Design and Embedded System

Jan 2020Jan 2022

JSS UNIVERSITY, NOIDA

Bachelor of Technology - BTech — Electronics and Communication Engineering

Jan 2015Jan 2019

Stackforce found 100+ more professionals with Systemverilog & Functional Coverage

Explore similar profiles based on matching skills and experience