NARRA SHASHI KIRAN REDDY

Software Engineer

Bengaluru, Karnataka, India3 yrs 3 mos experience
Highly Stable

Key Highlights

  • Experienced STA and Synthesis Engineer at MediaTek.
  • Proficient in Synopsys tools for IC design.
  • Strong foundation in Microelectronics from BITS Pilani.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in STA and synthesis methodologies.

Contact

LinkedIn

Skills

Core Skills

Logic SynthesisStatic Timing Analysis

Other Skills

Synopsys IC CompilerSynopsys Design CompilerPNRTCL

Experience

3 yrs 3 mos
Total Experience
3 yrs 3 mos
Average Tenure
3 yrs 3 mos
Current Experience

Mediatek

STA and Synthesis Engineer

Jan 2023 – Present · 3 yrs 3 mos · Bengaluru, Karnataka, India · On-site

Synopsys IC CompilerSynopsys Design CompilerLogic SynthesisStatic Timing AnalysisPNRTCL

Sumedhait

Physical Design Engineer trainee

Mar 2022 – Dec 2022 · 9 mos · Hyderabad, Telangana, India

Cognizant

Program Analyst

Dec 2021 – Aug 2022 · 8 mos · Hyderabad, Telangana, India · On-site

Education

BITS Pilani Work Integrated Learning Programmes

Master of Technology — Microelectronics

Dec 2023 – Dec 2025

Vardhaman College of Engineering (VCEH)

Bachelor of Technology — Electrical and Electronics Engineering

Jun 2017 – Jun 2021

Stackforce found 100+ more professionals with Logic Synthesis & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Hema Lakshmi Singana

Hema Lakshmi Singana

Synthesis Engineer

at MediaTek

Bengaluru, India5 yrs 4 mos exp
Physical DesignSynthesis
ravneet singh

ravneet singh

Director

at Samsung Electronics

Bengaluru, India21 yrs 7 mos exp
SoCASICPhysical DesignVLSI
Mallina Rajesh

Mallina Rajesh

Senior Design Engineer

at AMD

Bengaluru, India18 yrs 8 mos exp
VLSIPhysical DesignTiming Closure
Vikas Verma

Vikas Verma

Senior Staff Engineer

at MediaTek

Bengaluru, India13 yrs 5 mos exp
VLSISoCPhysical DesignTiming Closure
Deeksha Tiwari

Deeksha Tiwari

SoC Design Intern

at Intel Corporation

Gurgaon, India0 mo exp
VLSI Physical Design
Himanshu Gupta

Himanshu Gupta

Digital Design Engineer

at Intel Corporation

Lucknow, India1 yr 9 mos exp
Digital Circuit DesignVLSI
NK

Nikhil Khandelwal

Principal Engineer

at Arm

Noida, India15 yrs 6 mos exp
ASICPhysical Design
Atul Mukkawar

Atul Mukkawar

Lead Engineer

at Qualcomm

India9 yrs 7 mos exp
Very-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)