S Narasimha Kamath

CEO

Bengaluru, Karnataka, India18 yrs 6 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • 19 years of experience in physical design of advanced chips.
  • Led a team of 99 to deliver complex projects on schedule.
  • Achieved 15 successful first-pass silicon tape-outs.
Stackforce AI infers this person is a semiconductor design expert with extensive experience in AI and GPU architecture.

Contact

Skills

Other Skills

SemiconductorsVLSIASICPhysical DesignMicroprocessorsSoCPerlTCLUnixCMOSCircuit DesignIntegrated Circuit DesignCadence VirtuosoVerilogDigital Design

About

• 19 years of hands-on experience and proven expertise in the physical design of AI Superchip, Discrete & Integrated RTX GPUs chips; x86 & ARM microprocessors; high-performance ASICs & SOCs. • Spearheaded the development and execution of AI Superchip, Discrete & Integrated RTX GPUs chips implementation. Accountable for Strategic staffing and resource optimization at Bangalore, India Site. • Senior manager leading a team of 14 engineers; successfully directed a matrixed team of 99 members to deliver a complex, multi-phase project on schedule. • Groomed and mentored 30 college graduates and interns, several of whom now hold key leadership roles at the chiplet level, playing a critical role in team success. • Achieved 15 successful first-pass silicon tape-outs of discrete & integrated GPUs for Blackwell, Ada, Hopper, and Ampere architecture. Tegra & Orin SoC series. • Developed a Multisource CTS-based clocking methodology at Broadcom, which enabled significant cost savings for the BU by moving from custom clocking to a scalable, design/tool-agnostic solution. • Founding member of AMD microprocessor cores team in India, instrumental in establishing design of x86 & ARM cores contributing extensively to flow dev., power planning, clock dist. & overall implementation. • Lead MSP core library development team Texas Instruments. Experience in the design and development of semi-custom digital libraries through KarMic, India.

Experience

18 yrs 6 mos
Total Experience
4 yrs 7 mos
Average Tenure
7 yrs 9 mos
Current Experience

Nvidia

3 roles

Senior Manager

Promoted

Jun 2023Present · 2 yrs 10 mos

Physical Design Manager

Promoted

Jun 2021May 2023 · 1 yr 11 mos

Senior Physical Design Engineer

May 2018May 2021 · 3 yrs

Broadcom limited

R & D Engineer IC Design 4 (Staff)

Feb 2016May 2018 · 2 yrs 3 mos · Bengaluru Area, India

Amd

2 roles

MTS Design Engineer

Dec 2015Feb 2016 · 2 mos · Bangalore

Senior Design Engineer

Dec 2011Dec 2015 · 4 yrs · Bangalore

Karnataka microelectronic design centre pvt ltd

Team Lead, MSTC Division, Texas Instrument, Bangalore

Jun 2007Dec 2011 · 4 yrs 6 mos · Manipal

Education

Manipal Academy of Higher Education

Master of Science (M.S.) — Microelectronics

Jan 2008Jan 2010

Visvesvaraya Technological University

Bachelor of Engineering (B.E.) — Telecommunications Engineering

Jan 2003Jan 2007

Stackforce found 100+ more professionals with Semiconductors & VLSI

Explore similar profiles based on matching skills and experience