Santosh Bollineni

Engineering Manager

Bengaluru, Karnataka, India21 yrs 8 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Experienced Engineering Manager with a focus on Physical Design.
Proven track record in Static Timing Analysis and Power Analysis.
Strong background in semiconductor industry with major companies.

Stackforce AI infers this person is a Semiconductor Engineering Manager with expertise in Physical Design and Timing Analysis.

Contact

Skills

Core Skills

Physical DesignStatic Timing Analysis

Other Skills

PVSTAPower AnalysisASICSoCVLSIEDATCLDebuggingSemiconductors

Experience

21 yrs 8 mos

Total Experience

3 yrs 7 mos

Average Tenure

9 yrs

Current Experience

Intel corporation

Engineering Manager

Apr 2017 – Present · 9 yrs · Bengaluru, Karnataka, India · On-site

Physical Design includes PV, STA(Timing closure), Power Analysis(IR/Dynamic)

Physical DesignPVSTAPower AnalysisStatic Timing Analysis

Infineon technologies

Member of Technical Staff

Aug 2016 – Mar 2017 · 7 mos · Bengaluru, Karnataka, India

Physical Design includes PV, STA(Timing closure), Power Analysis(IR/Dynamic)

Physical DesignPVSTAPower AnalysisStatic Timing Analysis

Qualcomm

Staff Manager

Mar 2015 – Aug 2016 · 1 yr 5 mos · Bengaluru, Karnataka, India · On-site

Physical Design includes PV, STA(Timing closure), Power Analysis(IR/Dynamic)

Physical DesignPVSTAPower AnalysisStatic Timing Analysis

Broadcom

Engineer Sr Staff IC Design

Oct 2007 – Feb 2015 · 7 yrs 4 mos · Greater Bengaluru Area

Physical Design includes PV, STA(Timing closure), Power Analysis(IR/Dynamic)

Physical DesignPVSTAPower AnalysisStatic Timing Analysis

Softjin technologies ltd

Senior Design Technology Engineer

Sep 2005 – Oct 2007 · 2 yrs 1 mo · Greater Bengaluru Area

Physical Design

Physical Design

United microelectronics solutions limited

Design Engineer

May 2004 – Aug 2005 · 1 yr 3 mos

Phyiscal Design

Physical Design

Education

University of Arkansas

MSEE

Jan 2000 – Jan 2003

Bangalore Institute of Technology

BE — Electronics and Communication

Jan 1995 – Jan 1999

Vijaya Pre University College

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 9 mos exp

Raja Mondal

Lead Engineer

at Cadence

Bangalore Urban, India8 yrs 2 mos exp

Shubhankar Das

Lead Engineer

at Qualcomm

Faridabad, India10 yrs 1 mo exp

Nikhil Singh

Silicon Design Engineer 2

at AMD

Itarsi, India3 yrs 8 mos exp

SystemVerilogUniversal Verification Methodology (UVM)

Manuj Verma

Senior Software Engineering Manager

at Cadence Design Systems

India24 yrs 9 mos exp

Swetha Gunda

Senior Technical Manager

at AMD

Bengaluru, India18 yrs 6 mos exp

Himanshu Gupta

Digital Design Engineer

at Intel Corporation

Lucknow, India1 yr 9 mos exp

Digital Circuit DesignVLSI

Atul Mukkawar

Lead Engineer

at Qualcomm

India9 yrs 7 mos exp

Very-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)