Golakoti veera Venkata Satyanarayana

Software Engineer

East Godavari, Andhra Pradesh, India9 yrs 5 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in DFT and SoC design.
  • Proficient in debugging complex systems.
  • Strong foundation in VLSI methodologies.
Stackforce AI infers this person is a DFT and VLSI specialist with a focus on semiconductor design.

Contact

LinkedIn

Skills

Core Skills

DftDebuggingSystem On A Chip (soc)

Other Skills

Automatic Test Pattern Generation (ATPG)Scan InsertionMicrosoft OfficeMicrosoft PowerPointVerilogListening to Musicplaying cricketreading newspaperCLogic SynthesisManagementMicrosoft WordVery-Large-Scale Integration (VLSI)Joint Test Action Group (JTAG)

Experience

9 yrs 5 mos
Total Experience
4 yrs 8 mos
Average Tenure
6 yrs 3 mos
Current Experience

Amd

2 roles

Sr. DFT Engineer

Promoted

Jul 2022 – Present · 3 yrs 9 mos

DFTAutomatic Test Pattern Generation (ATPG)Scan InsertionDebugging

Silicon Design Engineer 2

Jan 2020 – Jul 2022 · 2 yrs 6 mos

DebuggingSystem on a Chip (SoC)

Adeptchips

DFT Trainee Engineer

Nov 2016 – Jan 2020 · 3 yrs 2 mos · Bengaluru Area, India

Education

Jawaharlal Nehru Technological University

Bachelor of Technology (B.Tech.) — ece

Jan 2009 – Jan 2013

Sasi Residential School,Velivennu

ssc — 10th class

Jan 2005 – Jan 2007

Stackforce found 100+ more professionals with Dft & Debugging

Explore similar profiles based on matching skills and experience

Shikha Shrivastava

Shikha Shrivastava

SoC Design Engineer

at Intel Corporation

Hyderabad, India6 yrs 9 mos exp
Automatic Test Pattern Generation (ATPG)Scan Insertion
Prem Kumar T

Prem Kumar T

Staff Engineer

at Qualcomm

Cork, Ireland10 yrs 5 mos exp
Nivethitha A

Nivethitha A

Senior Engineer

at Synopsys Inc

Bengaluru, India5 yrs exp
VerilogFloorplanningField-Programmable Gate Arrays (FPGA)
Shweta Patel

Shweta Patel

Senior Design Engineer

at MediaTek

Bengaluru, India6 yrs 6 mos exp
Low-power DesignOptimization TechniquesAnalog Circuit DesignVery-Large-Scale Integration (VLSI)
Vinod Kumar G

Vinod Kumar G

Technical Lead

at Astera Labs

Bengaluru, India8 yrs 8 mos exp
Devank Aeron

Devank Aeron

Design Verification Trainee

at Silicon Patterns

West Delhi, India3 yrs 10 mos exp
Functional VerificationVerification and Validation (V&V)
Amol Patil

Amol Patil

Component Design Engg

at Intel Corporation

Bengaluru, India24 yrs 8 mos exp
Unified Power Format (UPF)Digital LogicARM Architecture
abhay kumar

abhay kumar

SoC Design Engineer

at Intel Corporation

Bengaluru, India19 yrs 8 mos exp
Physical DesignSoC