Vinod Kumar G

CTO

Bengaluru, Karnataka, India8 yrs 8 mos experience
Highly Stable

Key Highlights

  • Experienced in semiconductors with strong engineering background.
  • Proficient in DFT and ATPG methodologies.
  • Expertise in Perl Automation and Verilog programming.
Stackforce AI infers this person is a semiconductor engineering expert with a focus on design and testing methodologies.

Contact

LinkedIn

Skills

Other Skills

Quality ManagementScan InsertionCompressionTest MethodologiesPython (Programming Language)CVery-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)LinuxTcl-TkDFTSystem on a Chip (SoC)

About

Experienced Engineer with a demonstrated history of working in the semiconductors industry. Skilled in Spyglass-DFT, IDDQ, Simulation, Automatic Test Pattern Generation (ATPG), Perl Automation, and Verilog. Strong engineering professional with a Bachelor of Engineering - BE focused in Electronics and Communications Engineering from PES University.

Experience

8 yrs 8 mos
Total Experience
3 yrs 9 mos
Average Tenure
1 yr 2 mos
Current Experience

Astera labs

Technical Lead

Feb 2025 – Present · 1 yr 2 mos · Bengaluru, Karnataka, India · On-site

Qualcomm

3 roles

Senior Lead Engineer

Dec 2023 – Jan 2025 · 1 yr 1 mo

Senior Design Engineer

Promoted

Dec 2020 – Dec 2023 · 3 yrs

Engineer

Jan 2019 – Dec 2020 · 1 yr 11 mos

Mediatek

DFT Engineer

Jul 2017 – Jan 2019 · 1 yr 6 mos · Bengaluru Area, India

Education

PES University

Bachelor of Engineering - BE — Electronics and Communications Engineering

Jan 2013 – Jan 2017

MES PU College

Jan 2011 – Jan 2013

Stackforce found 100+ more professionals with Quality Management & Scan Insertion

Explore similar profiles based on matching skills and experience

Karthik HS

Karthik HS

DFT Engineer

at MediaTek

Bengaluru, India6 yrs 4 mos exp
Automatic Test Pattern Generation (ATPG)Joint Test Action Group (JTAG)
chandrakanth Siribattina

chandrakanth Siribattina

DFT Engineer

at MediaTek

India3 yrs 5 mos exp
DFT
Nithin Raphal

Nithin Raphal

Staff Engineer

at MediaTek

Bengaluru, India7 yrs 10 mos exp
Application-Specific Integrated Circuits (ASIC)System on a Chip (SoC)
Revanth kumar Mareedu

Revanth kumar Mareedu

DFT Junior Engineer

at MediaTek

Bengaluru, India0 mo exp
DFTDigital DesignTestability Analysis
Srinivasa Rao Korra

Srinivasa Rao Korra

Member of Technical Staff

at AMD

Hyderabad, India5 yrs 9 mos exp
DFTASICATPGDigital IC Test
Sandeep kumar

Sandeep kumar

Senior DFT Engineer

at MediaTek

Bengaluru, India3 yrs 9 mos exp
DFTDigital IC Design
JK

JeyaPrabu K

Senior DFT Engineer

at Intel Corporation

Bengaluru, India8 yrs exp
DFTATPG
srikiran gadde

srikiran gadde

Senior DFT Engineer

at MediaTek

Bengaluru, India6 yrs 6 mos exp
ASIC FlowDFT CompilerDFT fundamentalsVerilog