Nethikar Rahul

Software Engineer

Hyderabad, Telangana, India6 yrs 5 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Senior Silicon Design Engineer with extensive experience.
  • Proficient in Static Timing Analysis and Computer Science.
  • Strong foundation in VLSI and Embedded System Design.
Stackforce AI infers this person is a Silicon Design Engineer with expertise in ASIC and SoC development.

Contact

LinkedIn

Skills

Core Skills

Static Timing AnalysisComputer Science

Other Skills

Digital DesignsTCLElectrical EngineeringComputer-Aided Design (CAD)SystemVerilogRTL DesignMacrosLogic DesignFunctional VerificationApplication-Specific Integrated Circuits (ASIC)System on a Chip (SoC)Digital Circuit DesignVerilogPerlMATLAB

Experience

6 yrs 5 mos
Total Experience
6 yrs
Average Tenure
6 yrs 5 mos
Current Experience

Amd

3 roles

Senior Silicon Design Engineer

May 2023 – Present · 2 yrs 11 mos

Computer ScienceStatic Timing Analysis

Silicon Design Engineer II

Oct 2020 – May 2023 · 2 yrs 7 mos

Computer ScienceStatic Timing Analysis

Intern

Nov 2019 – Oct 2020 · 11 mos

Computer ScienceStatic Timing Analysis

Chegg inc.

Subject Matter Expert

Nov 2019 – Present · 6 yrs 5 mos · India

Education

Osmania University

Master of Engineering - MEng — VLSI And Embedded System Design

Jan 2018 – Jan 2020

Anurag University

BTech - Bachelor of Technology

Jan 2014 – Jan 2018

Narayana Junior College

Intermediate

Jan 2012 – Jan 2014

CAL Public School

Schooling

Stackforce found 100+ more professionals with Static Timing Analysis & Computer Science

Explore similar profiles based on matching skills and experience

Perugu Manoj Kumar

Perugu Manoj Kumar

Physical Design Engineer

at AMD

Visakhapatnam, India4 yrs 3 mos exp
Physical Design
SC

seshu charan

Senior Staff Engineer

at Samsung Semiconductor

Bengaluru, India7 yrs 8 mos exp
Timing ClosureLogic Synthesis
SN

Sham Naik

Technical Lead Physical Design Engineer

at Wipro

Bengaluru, India9 yrs 10 mos exp
T Hari Prakash

T Hari Prakash

Formal Verification Engineer (FVCTO)

at Intel Corporation

Bengaluru, India3 yrs 8 mos exp
Formal Connectivity verificationVery-Large-Scale Integration (VLSI)
Padmaja Chauhan

Padmaja Chauhan

Senior Technical Lead

at HCLTech

India7 yrs 11 mos exp
Ravinder Sharma

Ravinder Sharma

Senior Design Lead

at Texas Instruments

Hyderabad, India21 yrs 5 mos exp
SoCFunctional Verification
Shashank Chaurasia

Shashank Chaurasia

Director Technical Marketing

at Logic Fruit Technologies

Gurugram, India14 yrs 10 mos exp
FPGATechnical Marketing
APARNA MISHRA

APARNA MISHRA

Senior Lead Engineer

at Qualcomm

Delhi, India5 yrs 7 mos exp
RTL DesignPhysical Design