Theertha M P

Software Engineer

Kerala, India4 yrs 9 mos experience

Key Highlights

  • Expert in VLSI and digital electronics.
  • Proficient in multiple programming languages including Python and C++.
  • Strong background in static timing analysis.
Stackforce AI infers this person is a VLSI and digital electronics specialist with strong programming skills.

Contact

LinkedIn

Skills

Other Skills

VerilogVery-Large-Scale Integration (VLSI)Python (Programming Language)Digital ElectronicsMachine LearningC (Programming Language)C++Assembly LanguageCadence VirtuosoProteusTCLStatic Timing AnalysisTiming constraints

Experience

4 yrs 9 mos
Total Experience
2 yrs 10 mos
Average Tenure
1 yr 11 mos
Current Experience

Intel corporation

Physical Design Timing Engineer

Jun 2024 – Present · 1 yr 11 mos · Bengaluru, Karnataka, India · Hybrid

Samsung semiconductor india research (ssir)

3 roles

Associate Staff Engineer

Promoted

Mar 2023 – May 2024 · 1 yr 2 mos

Senior Engineer

Jul 2021 – Mar 2023 · 1 yr 8 mos

Student Intern

Sep 2020 – Jun 2021 · 9 mos

Education

National Institute of Technology Calicut

Master of Technology - MTech — Electronics Design and Technology

Jan 2019 – Jan 2021

Government College Of Engineering, Kannur

Bachelor of Technology - BTech — Electronics and Communication Engineering

Stackforce found 100+ more professionals with Verilog & Very-Large-Scale Integration (VLSI)

Explore similar profiles based on matching skills and experience

Varun Tej

Varun Tej

Senior ASIC Design Engineer

at NVIDIA

Bengaluru, India7 yrs 9 mos exp
Nikitha Raj Gorrepati

Nikitha Raj Gorrepati

Engineer

at Qualcomm

Bhadradri Kothagudem, India3 yrs 3 mos exp
Digital IC DesignFunctional Verification
Hima Bindhu Chennamchetty

Hima Bindhu Chennamchetty

Staff Engineer

at MIPS

Bengaluru, India10 yrs 1 mo exp
AF

Ajmal Firdous

Analog Product Development Engineer

at Intel Corporation

Bengaluru, India7 yrs 9 mos exp
System on a Chip (SoC)Silicon Validation
Vinay Kantipudi

Vinay Kantipudi

Senior Engineer

at Qualcomm

Hyderabad, India3 yrs 11 mos exp
Scan atpgDigital Circuit Design
Ravi Teja Poosarla

Ravi Teja Poosarla

Senior Silicon Design Engineer

at AMD

Bengaluru, India10 yrs 1 mo exp
DFTDigital IC DesignRTL Design
Arun Kumar

Arun Kumar

Verification Engineer

at Alpha Numero (ANTS Global Systems Pvt Ltd)

Ahmedabad, India3 yrs 3 mos exp
DO-254 processFunctional Verification
Ravindra Reddy peram

Ravindra Reddy peram

Sr Design Verification Engineer

at AMD

India10 yrs 2 mos exp
Functional Verification