Vinay Kantipudi

Software Engineer

Hyderabad, Telangana, India3 yrs 10 mos experience

Key Highlights

  • Senior Engineer at Qualcomm with DFT expertise
  • Gold Medalist from IIT ISM Dhanbad
  • Experience in leading DFT projects at Intel
Stackforce AI infers this person is a VLSI Design Engineer with a focus on DFT in the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Scan AtpgDigital Circuit Design

Other Skills

Digital ElectronicsSemiconductorsVerilogVery-Large-Scale Integration (VLSI)

Experience

3 yrs 10 mos
Total Experience
2 yrs 3 mos
Average Tenure
1 yr 7 mos
Current Experience

Qualcomm

Senior Engineer

Sep 2024 – Present · 1 yr 7 mos · Hyderabad, Telangana, India

Scan atpgDigital ElectronicsSemiconductorsVerilogVery-Large-Scale Integration (VLSI)Digital Circuit Design

Intel corporation

DFT Design Engineer

Jun 2022 – Sep 2024 · 2 yrs 3 mos · Bengaluru, Karnataka, India

Scan atpg

Stmicroelectronics

Dft Intern

May 2021 – Dec 2021 · 7 mos · Noida, Uttar Pradesh, India

Scan atpg

Education

Indian Institute of Technology (Indian School of Mines), Dhanbad

Master of Technology - MTech — VLSI Design

Aug 2020 – May 2022

National Institute of Technology Calicut

Bachelor of Technology - BTech — Electronics and communication engineering

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with Scan Atpg & Digital Circuit Design

Explore similar profiles based on matching skills and experience

Dayanandam Putta

Dayanandam Putta

Senior Staff Engineer/Manager

at Qualcomm

Bengaluru, India14 yrs 9 mos exp
DFT
Adithya Pissay

Adithya Pissay

Senior Engineer

at MediaTek

Bengaluru, India3 yrs 7 mos exp
DFTDFT RTL insertion
Amarnath S

Amarnath S

DFT Engineer

at MediaTek

Bengaluru, India3 yrs 8 mos exp
DFTMBISTVLSI Design for Testability
JK

JeyaPrabu K

Senior DFT Engineer

at Intel Corporation

Bengaluru, India8 yrs exp
DFTATPG
vykuntam mahesh

vykuntam mahesh

Senior Member of Technical Staff

at AMD

Hyderabad, India15 yrs exp
Logic SynthesisVerilog
Mayank Chaudhary

Mayank Chaudhary

Senior Design Verification Lead

at Qualcomm

Bengaluru, India8 yrs 4 mos exp
SystemVerilogUniversal Verification Methodology (UVM)
PY

Piyush Yadav

Accumulated Expertise

at Career-Wide Experience

Bengaluru, India0 mo exp
Tadakamalla Gourav

Tadakamalla Gourav

RTL DESIGN AND VERIFICATION ENGINEER

at KT Semicon

Hyderabad, India1 yr 4 mos exp
VerilogSystemVerilog