Abhishek Agrawal

Software Engineer

Bengaluru, Karnataka, India2 yrs 4 mos experience
Most Likely To Switch

Key Highlights

  • Expert in VLSI design and verification.
  • Hands-on experience with Cadence tools.
  • Strong foundation in integrated circuit design.
Stackforce AI infers this person is a VLSI design engineer with expertise in integrated circuit development.

Contact

LinkedIn

Skills

Other Skills

Analog Integrated Circuit DesignDigital IC DesignStatic Timing AnalysisCadence VirtuosoCadence SoftwareVerilog

Experience

2 yrs 4 mos
Total Experience
9 mos
Average Tenure
9 mos
Current Experience

Mediatek

2 roles

Senior Engineer

Jul 2025 – Present · 9 mos

Design Verification Intern

Jul 2024 – Jun 2025 · 11 mos

Aeronautical development agency

Project Assistant 1

Jul 2022 – Jul 2023 · 1 yr · Bengaluru, Karnataka, India

Buisness solution international deputed to aeronautical development agency bengaluru

Engineer

Dec 2021 – Jul 2022 · 7 mos · Bengaluru, Karnataka, India

Education

Vellore Institute of Technology

Master of Technology - VLSI

Jan 2023 – Jan 2025

Rungta College of Engineering & Technology Kohka-Kurud Bhilai

B.E. — Electronics and Communications Engineering

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Analog Integrated Circuit Design & Digital IC Design

Explore similar profiles based on matching skills and experience

Ashish Bachute

Ashish Bachute

System Design Engineer 2

at AMD

Hyderabad, India1 yr 10 mos exp
Systems DesignApplication-Specific Integrated Circuits (ASIC)
Shruti Srivastava

Shruti Srivastava

Graduate Technical Intern

at Intel Corporation

Noida, India0 mo exp
RTL Design
Naincy Pandey

Naincy Pandey

Graduate Technical Intern

at Intel Corporation

India0 mo exp
Digital IC Design
RS

Raj Shah

Ph.D. Research Scholar

at Sardar Vallabhbhai National Institute of Technology, Surat

Surat, India9 yrs 9 mos exp
Semiconductor DeviceVLSI
Sanyam Saumay

Sanyam Saumay

Senior Silicon Design Engineer

at AMD

Hyderabad, India4 yrs 4 mos exp
Abhinav Singh

Abhinav Singh

SoC Verification Engineer

at AMD

Delhi, India2 yrs 7 mos exp
Universal Verification Methodology (UVM)SystemVerilog
Mounika Neerasa

Mounika Neerasa

CPU Physical Design Intern

at Intel Corporation

Warangal, India6 mos exp
Arpan Ghatak

Arpan Ghatak

Graduate Technical Intern

at Intel Corporation

Chennai, India3 yrs 1 mo exp